- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375014 > XCR5128-12TQ128C (XILINX INC) 128 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號： | XCR5128-12TQ128C |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | 128 Macrocell CPLD |
| 中文描述： | EE PLD, 14.5 ns, PQFP128 |
| 封裝： | PLASTIC, TQFP-128 |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 131K |
| 代理商： | XCR5128-12TQ128C |
R
XCR5128: 128 Macrocell CPLD
DS041 (v1.4) January 19, 2001
www.xilinx.com
1-800-255-7778
6
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
Simple Timing Model
Figure 4
shows the CoolRunner Timing Model. The Cool-
Runner timing model looks very much like a 22V10 timing
model in that there are three main timing parameters,
including t
PD
, t
SU
, and t
CO
. In other competing architec-
tures, the user may be able to fit the design into the CPLD,
but is not sure whether system timing requirements can be
met until after the design has been fit into the device. This is
because the timing models of competing architectures are
very complex and include such things as timing dependen-
cies on the number of parallel expanders borrowed, shar-
able expanders, varying number of X and Y routing
channels used, etc. In the XPLA architecture, the user
knows up front whether the design will meet system timing
requirements. This is due to the simplicity of the timing
model.
TotalCMOS Design Technique for Fast Zero
Power
Xilinx is the first to offer a TotalCMOS CPLD, both in pro-
cess technology and design technique. Xilinx employs a
cascade of CMOS gates to implement its Sum of Products
instead of the traditional sense amp approach. This CMOS
gate implementation allows Xilinx to offer CPLDs which are
both high performance and low power, breaking the para-
digm that to have low power, you must have low perfor-
mance. Refer to
Figure 5
and
Table 1
showing the I
CC
vs.
Frequency of Xilinx
’
XCR5128 TotalCMOS CPLD (data
taken w/eight up/down, loadable 16 bit counters at 5V,
25
°
C.
Figure 4: CoolRunner Timing Model
OUTPUT PIN
INPUT PIN
SP00441
t
PD_PAL
= COMBINATORIAL PAL ONLY
t
PD_PLA
= COMBINATORIAL PAL + PLA
OUTPUT PIN
INPUT PIN
D
Q
REGISTERED
t
SU_PAL
= PAL ONLY
t
SU_PLA
= PAL + PLA
REGISTERED
t
CO
GLOBAL CLOCK PIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR5128-12TQ128I | 128 Macrocell CPLD |
| XCR5128C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10TQ128C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10TQ128I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10VQ100C | 128 Macrocell CPLD with Enhanced Clocking |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR5128-12TQ128I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-12VQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-12VQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-15PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-15PC84I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復。