- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375014 > XCR5128-10PQ160C (XILINX INC) 128 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR5128-10PQ160C |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | 128 Macrocell CPLD |
| 中文描述： | EE PLD, 12 ns, PQFP160 |
| 封裝： | PLASTIC, TQFP-160 |
| 文件頁數(shù)： | 15/20頁 |
| 文件大?。?/td> | 131K |
| 代理商： | XCR5128-10PQ160C |
R
XCR5128: 128 Macrocell CPLD
15
www.xilinx.com
1-800-255-7778
DS041 (v1.4) January 19, 2001
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
AC Electrical Characteristics For Industrial Grade Devices
Industrial: -40
°
C
≤
T
AMB
≤
+85
°
C; 4.5V
≤
V
CC
≤
5.5V
Symbol
Parameter
10
15
Unit
Min.
2
3
Max.
10
12
Min.
2
3
Max.
15
17.5
t
PD_PAL
t
PD_PLA
Propagation delay time, input (or feedback node) to output through PAL
Propagation delay time, input (or feedback node) to output through PAL
& PLA
Clock to out (global synchronous clock from pin)
Setup time (from input or feedback node) through PAL
Setup time (from input or feedback node) through PAL + PLA
Hold time
Clock High time
Clock Low time
Input Rise time
Input Fall time
Maximum FF toggle rate
2
1/(t
CH
+ t
CL
)
Maximum internal frequency
2
1/(t
SUPAL
+ t
CF
)
Maximum external frequency
2
1/(t
SUPAL
+ t
CO
)
Output buffer delay time
Input (or feedback node) to internal feedback node delay time
through PAL
Input (or feedback node) to internal feedback node delay time through
PAL+ PLA
Clock to internal feedback node delay time
Delay from valid V
CC
to valid reset
Input to output disable
2, 3
Input to output valid
2
Input to register preset
2
Input to register reset
2
ns
ns
t
CO
t
SU_PAL
t
SU_PLA
t
H
t
CH
t
CL
t
R
t
F
f
MAX1
f
MAX2
f
MAX3
t
BUF
t
PDF_PAL
2
8
7
2
8
8
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
ns
ns
10
10.5
0
0
5
5
5
5
20
20
20
20
100
71
66
100
69
63
1.5
8.5
1.5
13.5
2
2
t
PDF_PLA
3
10.5
3
16
ns
t
CF
t
INIT
t
ER
t
EA
t
RP
t
RR
Notes:
6
50
15
15
15
15
6.5
50
15
15
17
17
ns
μ
s
ns
ns
ns
ns
1. Specifications measured with one output switching. See
Figure 6
and
Table 6
for derating.
2. This parameter guaranteed by design and characterization, not by test.
3. Output C
L
= 5 pF.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR5128-10PQ160I | 128 Macrocell CPLD |
| XCR5128-10TQ128C | 128 Macrocell CPLD |
| XCR5128-10TQ128I | 128 Macrocell CPLD |
| XCR5128-10VQ100C | 128 Macrocell CPLD |
| XCR5128-10VQ100I | 128 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR5128-10PQ160I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-10TQ128C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-10TQ128I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-10VQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
| XCR5128-10VQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。