- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375008 > XCR3032-8VQ44I (Xilinx, Inc.) 32 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3032-8VQ44I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 32 Macrocell CPLD |
| 中文描述： | 32宏單元CPLD |
| 文件頁數(shù)： | 11/14頁 |
| 文件大?。?/td> | 209K |
| 代理商： | XCR3032-8VQ44I |
R
XCR3032: 32 Macrocell CPLD
11
www.xilinx.com
1-800-255-7778
DS038 (v1.3) October 9, 2000
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
AC Electrical Characteristics
1
For Industrial Grade Devices
Industrial: -40
°
C
≤
T
AMB
≤
+85
°
C; 3.0V
≤
V
CC
≤
3.6V
Symbol
Parameter
10
12
UNIT
Min.
2
3
Max.
10
12.5
Min.
2
3
Max.
12
15
t
PD_PAL
t
PD_PLA
Propagation delay time, input (or feedback node) to output through PAL
Propagation delay time, input (or feedback node) to output through
PAL + PLA
Clock to out (global synchronous clock from pin)
Setup time (from input or feedback node) through PAL
Setup time (from input or feedback node) through PAL + PLA
Hold time
Clock High time
Clock Low time
Input rise time
Input fall time
Maximum FF toggle rate
2
(1/t
CH
+ t
CL
)
Maximum internal frequency
2
(1/t
SUPAL
+ t
CF
)
Maximum external frequency
2
(1/t
SUPAL
+ t
CO
)
Output buffer delay time
Input (or feedback node) to internal feedback node delay time through PAL
Input (or feedback node) to internal feedback node delay time through PAL
+ PLA
Clock to internal feedback delay time
Delay from valid V
CC
to valid reset
Input to output disable
3
Input to output valid
Input to register preset
Input to register reset
ns
ns
t
CO
t
SU_PAL
t
SU_PLA
t
H
t
CH
t
CL
t
R
t
F
f
MAX1
f
MAX2
f
MAX3
t
BUF
t
PDF_PAL
t
PDF_PLA
2
8
9
2
11
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
ns
ns
ns
10.5
13.5
10.5
0
0
4
4
5
5
20
20
20
20
125
64.5
58.8
100
50
47
1.5
8
10.5
1.5
10.5
13.5
t
CF
t
INIT
t
ER
t
EA
t
RP
t
RR
Notes:
7.5
50
16
16
17
20
9.5
50
19
19
20
23
ns
μ
s
ns
ns
ns
ns
1. Specifications measured with one output switching. See
Figure 6
and
Table 2
for derating.
2. This parameter guaranteed by design and characterization, not by test.
3. Output C
L
= 5 pF.
xcr3032.fm Page 11 Monday, October 9, 2000 6:44 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3064A | 64 Macrocell CPLD With Enhanced Clocking(帶增強(qiáng)時(shí)鐘控制的64宏單元復(fù)雜可編程邏輯器件) |
| XCR3064XL-6CP56C | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-10VQ100I | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-10VQ44C | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-10VQ44I | XCR3064XL 64 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3032C-12VQ44I | 制造商:Xilinx 功能描述: |
| XCR3032XL | 制造商:XILINX 制造商全稱:XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-10 | 制造商:XILINX 制造商全稱:XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-10CS48C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 750 GATES 32 MCRCLLS 125MHZ 0.35UM 3.3 - Trays 制造商:Xilinx 功能描述:XLXXCR3032XL-10CS48C IC SYSTEM GATE |
| XCR3032XL-10CS48I | 功能描述:IC CPLD 3.3V ZERO PWR 48-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:CoolRunner XPLA3 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。