- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375008 > XCR3032-8VQ44C (XILINX INC) 32 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3032-8VQ44C |
| 廠商： | XILINX INC |
| 元件分類(lèi)： | PLD |
| 英文描述： | 32 Macrocell CPLD |
| 中文描述： | EE PLD, 10.5 ns, PQFP44 |
| 封裝： | PLASTIC, VQFP-44 |
| 文件頁(yè)數(shù)： | 2/14頁(yè) |
| 文件大小： | 209K |
| 代理商： | XCR3032-8VQ44C |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
R
XCR3032: 32 Macrocell CPLD
DS038 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
2
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
XPLA Architecture
Figure 1
shows a high level block diagram of a 32 macro-
cell device implementing the XPLA architecture. The XPLA
architecture consists of logic blocks that are interconnected
by a Zero-power Interconnect Array (ZIA). The ZIA is a vir-
tual crosspoint switch. Each logic block is essentially a
36V16 device with 36 inputs from the ZIA and 16 macro-
cells. Each logic block also provides 32 ZIA feedback paths
from the macrocells and I/O pins.
From this point of view, this architecture looks like many
other CPLD architectures. What makes the CoolRunner
family unique is what is inside each logic block and the
design technique used to implement these logic blocks.
The contents of the logic block will be described next.
Logic Block Architecture
Figure 3
illustrates the logic block architecture. Each logic
block contains control terms, a PAL array, a PLA array, and
16 macrocells. The six control terms can individually be
configured as either SUM or PRODUCT terms, and are
used to control the preset/reset and output enables of the
16 macrocells
’
flip-flops. The PAL array consists of a pro-
grammable AND array with a fixed OR array, while the PLA
array consists of a programmable AND array with a pro-
grammable OR array. The PAL array provides a high speed
path through the array, while the PLA array provides
increased product term density.
Each macrocell has five dedicated product terms from the
PAL array. The pin-to-pin t
PD
of the XCR3032 device
through the PAL array is 8 ns. If a macrocell needs more
than five product terms, it simply gets the additional product
terms from the PLA array. The PLA array consists of 32
product terms, which are available for use by all 16 macro-
cells. The additional propagation delay incurred by a mac-
rocell using one or all 32 PLA product terms is just 2.5 ns.
So the total pin-to-pin t
PD
for the XCR3032 using six to 37
product terms is 10.5 ns (8 ns for the PAL + 2.5 ns for the
PLA).
Figure 1: Xilinx XPLA CPLD Architecture
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC1
MC2
MC16
I/O
MC1
MC2
MC16
SP00439
ZIA
LOGIC
BLOCK
LOGIC
BLOCK
I/O
36
16
16
MC1
MC2
MC16
36
16
16
I/O
MC1
MC2
MC16
LOGIC
BLOCK
xcr3032.fm Page 2 Monday, October 9, 2000 6:44 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3032-8VQ44I | 32 Macrocell CPLD |
| XCR3064A | 64 Macrocell CPLD With Enhanced Clocking(帶增強(qiáng)時(shí)鐘控制的64宏單元復(fù)雜可編程邏輯器件) |
| XCR3064XL-6CP56C | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-10VQ100I | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-10VQ44C | XCR3064XL 64 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3032-8VQ44I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:32 Macrocell CPLD |
| XCR3032C-12VQ44I | 制造商:Xilinx 功能描述: |
| XCR3032XL | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-10 | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-10CS48C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 750 GATES 32 MCRCLLS 125MHZ 0.35UM 3.3 - Trays 制造商:Xilinx 功能描述:XLXXCR3032XL-10CS48C IC SYSTEM GATE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。