- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375008 > XCR3032-12PC44I (XILINX INC) 32 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3032-12PC44I |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | 32 Macrocell CPLD |
| 中文描述： | EE PLD, 15 ns, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大小： | 209K |
| 代理商： | XCR3032-12PC44I |
R
XCR3032: 32 Macrocell CPLD
5
www.xilinx.com
1-800-255-7778
DS038 (v1.3) October 9, 2000
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
Simple Timing Model
Figure 5
shows the CoolRunner Timing Model. The Cool-
Runner timing model looks very much like a 22V10 timing
model in that there are three main timing parameters,
including t
PD
, t
SU
, and t
CO
. In other architectures, the user
may be able to fit the design into the CPLD, but is not sure
whether system timing requirements can be met until after
the design has been fit into the device. This is because the
timing models of competing architectures are very complex
and include such things as timing dependencies on the
number of parallel expanders borrowed, sharable expand-
ers, varying number of X and Y routing channels used, etc.
In the XPLA architecture, the user knows up front whether
the design will meet system timing requirements. This is
due to the simplicity of the timing model. For example, in
the XCR3032 device, the user knows up front that if a given
output uses five product terms or less, the t
PD
= 8 ns, the
t
SU
= 6.5 ns, and the t
CO
= 7.5 ns. If an output is using six to
37 product terms, an additional 2.5 ns must be added to the
t
PD
and t
SU
timing parameters to account for the time to
propagate through the PLA array.
TotalCMOS Design Technique for Fast Zero
Power
Xilinx is the first to offer a TotalCMOS CPLD, both in pro-
cess technology and design technique. Xilinx employs a
cascade of CMOS gates to implement its Sum of Products
instead of the traditional sense amp approach. This CMOS
gate implementation allows Xilinx to offer CPLDs which are
both high performance and low power, breaking the para-
digm that to have low power, you must have low perfor-
mance. Refer to
Figure 6
and
Table 1
showing the I
CC
vs.
Frequency of our XCR3032 TotalCMOS CPLD.
Figure 4: CoolRunner Timing Model
OUTPUT PIN
INPUT PIN
SP00441
t
PD_PAL
= COMBINATORIAL PAL ONLY
t
PD_PLA
= COMBINATORIAL PAL + PLA
OUTPUT PIN
INPUT PIN
D
Q
REGISTERED
t
SU_PAL
= PAL ONLY
t
SU_PLA
= PAL + PLA
REGISTERED
t
CO
GLOBAL CLOCK PIN
xcr3032.fm Page 5 Monday, October 9, 2000 6:44 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3032-12VQ44C | 32 Macrocell CPLD |
| XCR3032-12VQ44I | 32 Macrocell CPLD |
| XCR3032-8PC44C | 32 Macrocell CPLD |
| XCR3032-8PC44I | 32 Macrocell CPLD |
| XCR3032-8VQ44C | 32 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3032-12VQ44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-12VQ44I | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-8PC44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-8PC44I | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-8VQ44I | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。