- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375008 > XCR22V10-7VO24I (Xilinx, Inc.) 5V Zero Power, TotalCMOS, Universal PLD Device PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR22V10-7VO24I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 5V Zero Power, TotalCMOS, Universal PLD Device |
| 中文描述： | 5V的零功率，TotalCMOS，通用PLD器件 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大?。?/td> | 145K |
| 代理商： | XCR22V10-7VO24I |
DS048 (v1.1) February 10, 2000
www.xilinx.com
1-800-255-7778
1
Features
Industry's first TotalCMOS SPLD - both CMOS
design and process technologies
Fast Zero Power (FZP) design technique provides
ultra-low power and high speed
-
Static current of less than 75
μ
A
-
Dynamic current substantially below that of
competing devices
-
Pin-to-pin delay of only 7.5 ns
True Zero Power device with no turbo bits or power
down schemes
Function/JEDEC map compatible with Bipolar,
UVCMOS, EECMOS 22V10s
Multiple packaging options featuring PCB-friendly
flow-through pinouts (SOL and TSSOP)
-
24-pin TSOIC–uses 93% less in-system space than
a 28-pin PLCC
-
24-pin SOIC
-
28-pin PLCC with standard JEDEC pinout
Available in commercial and industrial operating ranges
Advanced 0.5
μ
E
2
CMOS process
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Varied product term distribution with up to 16 product
terms per output for complex functions
Programmable output polarity
Synchronous preset/asynchronous reset capability
Security bit prevents unauthorized access
Electronic signature for identification
Design entry and verification using industry standard
CAE tools
Reprogrammable using industry standard device
programmers
Description
The XCR22V10 is the first SPLD to combine high perfor-
mance with low power, without the need for "turbo bits" or
other power down schemes. To achieve this, Xilinx has
used their FZP design technique, which replaces conven-
tional sense amplifier methods for implementing product
terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates.
This results in the combination of low power and high
speed that has previously been unattainable in the PLD
arena. For 3V operation, Xilinx offers the XCR22LV10 that
offers high speed and low power in a 3V implementation.
The XCR22V10 uses the familiar AND/OR logic array
structure,
which
allows
sum-of-products equations. This device has a programma-
ble AND array which drives a fixed OR array. The OR sum
of products feeds an "Output Macro Cell" (OMC), which can
be individually configured as a dedicated input, a combina-
torial output, or a registered output with internal feedback.
direct
implementation
of
Functional Description
The
sum-of-products
-AND/fixed-OR logic array. User-defined functions are cre-
ated by programming the connections of input signals into
the array. User-configurable output structures in the form of
I/O macrocells further increase logic flexibility (
Figure 1
).
XCR22V10
implements
expressions
logic
in
functions
programmable
as
a
0
XCR22V10: 5V Zero Power,
TotalCMOS, Universal PLD Device
DS048 (v1.1) February 10, 2000
0
0*
Product Specification
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3032A | 32 Macrocell CPLD with Enhanced Clocking(帶增強(qiáng)時(shí)鐘控制的32宏單元復(fù)雜可編程邏輯器件) |
| XCR3032C | 32 Macrocell CPLD with Enhanced Clocking(帶增強(qiáng)時(shí)鐘控制的32宏單元復(fù)雜可編程邏輯器件) |
| XCR3032XL-10 | XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-5 | XCR3032XL 32 Macrocell CPLD |
| XCR3032XL-7 | XCR3032XL 32 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR-3 | 功能描述:XLR 連接器 ID RING ORANGE RoHS:否 制造商:Neutrik 標(biāo)準(zhǔn):Standard XLR 產(chǎn)品類型:Connectors 型式:Female 位置/觸點(diǎn)數(shù)量:3 端接類型:Solder 安裝風(fēng)格:Cable 方向:Vertical |
| XCR3032 | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-10PC44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-10PC44I | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
| XCR3032-10VQ44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:32 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。