參數(shù)資料
型號(hào)： XCF32P
廠商： Xilinx, Inc.
英文描述： Platform Flash In-System Programmable Configuration PROMS
中文描述： 平臺(tái)Flash在系統(tǒng)可編程配置方案管理系統(tǒng)
文件頁(yè)數(shù)： 21/46頁(yè)
文件大?。?/td> 525K
代理商： XCF32P
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
21
R
Figure 13:
Configuring Multiple Devices with Design Revisioning in Slave SelectMAP Mode
Notes:
1. For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet.
2. For compatible voltages, refer to the appropriate data sheet.
3. RDWR_B (or WRITE) must be either driven Low or pulled down exernally. One option is shown.
4. The BUSY pin is only available with the XCFxxP Platform Flash PROM, and the connection is only required for high
frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet.
5. In Slave SelectMAP mode, the configuration interface can be clocked by an external oscillator, or optionally the
CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal is
used, then it must be tied to a 4.7K
Ω
resistor pulled up to V
CCO
.
6 For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROGB, then it must be
tied to V
CCO
via a 4.7 k
Ω
pull-up resistor
XCFxxP
Platform Flash
PROM
First
PROM
(PROM 0)
VCCINT
V
CCO(2)
V
CCJ(2)
TDI
TMS
TCK
EN_EXT_SEL
REV_SEL[1:0]
GND
D[0:7]
CLK
(5)
CE
CEO
OE/RESET
CF
(6)
BUSY
(4)
TDO
Xilinx FPGA
Slave SelectMAP
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
(4)
TDI
TMS
TCK
MODE PINS
(1)
RDWR_B
CS_B
TDO
V
CCJ
V
CCO
V
CCINT
4
Ω
4
Ω
(1)
V
CCO(2)
TDI
TMS
TCK
TDO
Xilinx FPGA
Slave SelectMAP
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
(4)
TDI
TMS
TCK
MODE PINS
(1)
RDWR_B
CS_B
TDO
XCFxxP
Platform Flash
PROM
Cascaded
PROM
(PROM 1)
V
CCINT
V
CCO(2)
V
CCJ(2)
TDI
TMS
TCK
EN_EXT_SEL
REV_SEL[1:0]
GND
D[0:7]
CLK
(5)
CE
CEO
OE/RESET
CF
(6)
BUSY
(4)
TDO
V
CCJ
V
CCO
V
CCINT
1
Ω
I/O
(3)
1
Ω
I/O
(3)
EN_EXT_SEL
REV_SEL[1:0]
CF
DONE
PROG_B
CS_B[1:0]
Design
Revision
Control
Logic
GND
GND
ds123_18_122105
External
(5)
Oscillator
相關(guān)PDF資料
PDF描述
XCF32PF48 Platform Flash In-System Programmable Configuration PROMS
XCF32PFG48 Platform Flash In-System Programmable Configuration PROMS
XCF32PFS48C Platform Flash In-System Programmable Configuration PROMS
XCF32PFSG48C Platform Flash In-System Programmable Configuration PROMS
XCF32PV Platform Flash In-System Programmable Configuration PROMS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF32PF48 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF32PFG48 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF32PFS48C 功能描述:IC PROM SRL 1.8V 32M 48CSBGA RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件
XCF32PFS48C0936 制造商:Xilinx 功能描述:XLXXCF32PFS48C0936
XCF32PFS48CES 制造商:Xilinx 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*