- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375007 > XCF16PVO48C (XILINX INC) Platform Flash In-System Programmable Configuration PROMS PDF資料下載
參數(shù)資料
| 型號： | XCF16PVO48C |
| 廠商： | XILINX INC |
| 元件分類： | DRAM |
| 英文描述： | Platform Flash In-System Programmable Configuration PROMS |
| 中文描述： | 16M X 1 CONFIGURATION MEMORY, PDSO48 |
| 封裝： | PLASTIC, TSOP-48 |
| 文件頁數(shù)： | 10/46頁 |
| 文件大小： | 525K |
| 代理商： | XCF16PVO48C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
10
R
PROM to FPGA Configuration Mode and Connections Summary
The FPGA's I/O, logical functions, and internal
interconnections are established by the configuration data
contained in the FPGA’s bitstream. The bitstream is loaded
into the FPGA either automatically upon power up, or on
command, depending on the state of the FPGA's mode
pins. Xilinx Platform Flash PROMs are designed to
download directly to the FPGA configuration interface.
FPGA configuration modes which are supported by the
XCFxxS Platform Flash PROMs include: Master Serial and
Slave Serial. FPGA configuration modes which are
supported by the XCFxxP Platform Flash PROMs include:
Master Serial, Slave Serial, Master SelectMAP, and Slave
SelectMAP. Below is a short summary of the supported
FPGA configuration modes. See the respective FPGA data
sheet for device configuration details, including which
configuration modes are supported by the targeted FPGA
device.
FPGA Master Serial Mode
In Master Serial mode, the FPGA automatically loads the
configuration bitstream in bit-serial form from external
memory synchronized by the configuration clock (CCLK)
generated by the FPGA. Upon power-up or reconfiguration,
the FPGA's mode select pins are used to select the Master
Serial configuration mode. Master Serial Mode provides a
simple configuration interface. Only a serial data line, a
clock line, and two control lines (INIT and DONE) are
required to configure an FPGA. Data from the PROM is
read out sequentially on a single data line (DIN), accessed
via the PROM's internal address counter which is
incremented on every valid rising edge of CCLK. The serial
bitstream data must be set up at the FPGA’s DIN input pin a
short time before each rising edge of the FPGA's internally
generated CCLK signal.
Typically, a wide range of frequencies can be selected for
the FPGA’s internally generated CCLK which always starts
Figure 5:
Design Revision Storage Examples
REV 0
(8 Mbits)
REV 1
(8 Mbits)
REV 2
(8 Mbits)
REV 3
(8 Mbits)
REV 0
(8 Mbits)
REV 1
(8 Mbits)
REV 2
(16 Mbits)
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 0
(8 Mbits)
REV 1
(24 Mbits)
REV 0
(32 Mbits)
4 Design Revisions
(a) Design Revision storage examples for a single XCF32P PROM
3 Design Revisions
2 Design Revisions
1 Design Revision
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 2
(16 Mbits)
REV 3
(16 Mbits)
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 2
(32 Mbits)
REV 0
(32 Mbits)
REV 1
(32 Mbits)
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 0
(32 Mbits)
4 Design Revisions
(b) Design Revision storage examples spanning two XCF32P PROMs
3 Design Revisions
2 Design Revisions
1 Design Revision
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
REV 0
(32 Mbits)
REV 1
(32 Mbits)
PROM 1
PROM 1
PROM 1
PROM 1
PROM 1
ds123_20_102103
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCF16PVOG48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PVOG48C | Platform Flash In-System Programmable Configuration PROMS |
| XCF32P | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PF48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PFG48 | Platform Flash In-System Programmable Configuration PROMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF16PVO48C | 制造商:Xilinx 功能描述: |
| XCF16PVO48C0973 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XCF16PVO48CESB | 制造商:Xilinx 功能描述: |
| XCF16PVOG48 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF16PVOG48C | 功能描述:IC PROM SRL 1.8V 16M GATE 48TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。