參數(shù)資料
型號： XCF16PV
廠商： Xilinx, Inc.
英文描述： Platform Flash In-System Programmable Configuration PROMS
中文描述： 平臺Flash在系統(tǒng)可編程配置方案管理系統(tǒng)
文件頁數(shù)： 10/46頁
文件大?。?/td> 525K
代理商： XCF16PV
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
10
R
PROM to FPGA Configuration Mode and Connections Summary
The FPGA's I/O, logical functions, and internal
interconnections are established by the configuration data
contained in the FPGA’s bitstream. The bitstream is loaded
into the FPGA either automatically upon power up, or on
command, depending on the state of the FPGA's mode
pins. Xilinx Platform Flash PROMs are designed to
download directly to the FPGA configuration interface.
FPGA configuration modes which are supported by the
XCFxxS Platform Flash PROMs include: Master Serial and
Slave Serial. FPGA configuration modes which are
supported by the XCFxxP Platform Flash PROMs include:
Master Serial, Slave Serial, Master SelectMAP, and Slave
SelectMAP. Below is a short summary of the supported
FPGA configuration modes. See the respective FPGA data
sheet for device configuration details, including which
configuration modes are supported by the targeted FPGA
device.
FPGA Master Serial Mode
In Master Serial mode, the FPGA automatically loads the
configuration bitstream in bit-serial form from external
memory synchronized by the configuration clock (CCLK)
generated by the FPGA. Upon power-up or reconfiguration,
the FPGA's mode select pins are used to select the Master
Serial configuration mode. Master Serial Mode provides a
simple configuration interface. Only a serial data line, a
clock line, and two control lines (INIT and DONE) are
required to configure an FPGA. Data from the PROM is
read out sequentially on a single data line (DIN), accessed
via the PROM's internal address counter which is
incremented on every valid rising edge of CCLK. The serial
bitstream data must be set up at the FPGA’s DIN input pin a
short time before each rising edge of the FPGA's internally
generated CCLK signal.
Typically, a wide range of frequencies can be selected for
the FPGA’s internally generated CCLK which always starts
Figure 5:
Design Revision Storage Examples
REV 0
(8 Mbits)
REV 1
(8 Mbits)
REV 2
(8 Mbits)
REV 3
(8 Mbits)
REV 0
(8 Mbits)
REV 1
(8 Mbits)
REV 2
(16 Mbits)
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 0
(8 Mbits)
REV 1
(24 Mbits)
REV 0
(32 Mbits)
4 Design Revisions
(a) Design Revision storage examples for a single XCF32P PROM
3 Design Revisions
2 Design Revisions
1 Design Revision
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 2
(16 Mbits)
REV 3
(16 Mbits)
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 2
(32 Mbits)
REV 0
(32 Mbits)
REV 1
(32 Mbits)
REV 0
(16 Mbits)
REV 1
(16 Mbits)
REV 0
(32 Mbits)
4 Design Revisions
(b) Design Revision storage examples spanning two XCF32P PROMs
3 Design Revisions
2 Design Revisions
1 Design Revision
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
PROM 0
REV 0
(32 Mbits)
REV 1
(32 Mbits)
PROM 1
PROM 1
PROM 1
PROM 1
PROM 1
ds123_20_102103
相關PDF資料
PDF描述
XCF16PVG Platform Flash In-System Programmable Configuration PROMS
XCF16PVO48 Platform Flash In-System Programmable Configuration PROMS
XCF16PVO48C Platform Flash In-System Programmable Configuration PROMS
XCF16PVOG48 Platform Flash In-System Programmable Configuration PROMS
XCF16PVOG48C Platform Flash In-System Programmable Configuration PROMS
相關代理商/技術參數(shù)
參數(shù)描述
XCF16PV048C 制造商:Xilinx 功能描述:
XCF16PVG 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF16PVO48 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF16PVO48C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:Serial EEPROM, 48 Pin, Plastic, TSSOP
XCF16PVO48C 制造商:Xilinx 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*