- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375007 > XCF08PVOG48C (XILINX INC) Platform Flash In-System Programmable Configuration PROMS PDF資料下載
參數(shù)資料
| 型號： | XCF08PVOG48C |
| 廠商： | XILINX INC |
| 元件分類： | DRAM |
| 英文描述： | Platform Flash In-System Programmable Configuration PROMS |
| 中文描述： | 8M X 1 CONFIGURATION MEMORY, PDSO48 |
| 封裝： | LEAD-FREE, PLASTIC, TSOP-48 |
| 文件頁數(shù)： | 32/46頁 |
| 文件大小： | 525K |
| 代理商： | XCF08PVOG48C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
32
R
T
HXT
EN_EXT_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 3.3V or 2.5V
EN_EXT_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 1.8V
REV_SEL setup time to CF, CE, or OE/RESET when V
CCO
= 3.3V or 2.5V
REV_SEL setup time to CF, CE, or OE/RESET when V
CCO
= 1.8V
REV_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 3.3V or 2.5V
REV_SEL hold time from CF, CE, or OE/RESET when V
CCO
= 1.8V
300
–
ns
300
–
ns
T
SRV
300
–
ns
300
–
ns
T
HRV
300
–
ns
300
–
ns
Notes:
1.
2.
3.
4.
5.
6.
7.
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
Float delays are measured with 5 pF AC loads.Transition is measured at ±200 mV from steady-state active levels.
Guaranteed by design, not tested.
All AC parameters are measured with V
IL
= 0.0V and V
IH
= 3.0V.
If T
HCE
High < 2
μ
s, T
CE
= 2
μ
s.
If T
HOE
Low < 2
μ
s, T
OE
= 2
μ
s.
This is the minimum possible T
CYCO
. Actual T
CYCO
= T
CCDD
+ FPGA Data setup time.
Example:
With the XCF32P in serial mode with V
CCO
at 3.3V, if FPGA Data setup time = 15 ns, then the actual T
CYCO
= 25 ns +15 ns = 40 ns.
The delay before the enabled CLKOUT signal begins clocking data out of the device is dependent on the clocking configuration. The delay
before CLKOUT is enabled will increase if decompression is enabled.
Slower CLK frequency option may be required to meet the FPGA data sheet setup time.
10. When decompression is enabled, the CLKOUT signal becomes a controlled clock output. When decompressed data is available, CLKOUT
will toggle at the source clock frequency (either the selected internal clock frequency or the external CLK input frequency). When
decompressed data is not available, the CLKOUT pin is parked High. If CLKOUT is used, then it must be pulled High externally using a 4.7k
Ω
pull-up to V
CCO
.
11. When JTAG CONFIG command is issued, PROM will drive CF Low for at least the T
HCF
minimum.
8.
9.
Symbol
Description
XCF08P, XCF16P,
XCF32P
Units
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCF16P | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PF48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PFG48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PFS48C | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PFSG48C | Platform Flash In-System Programmable Configuration PROMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF08PVOG48C0936 | 制造商:Xilinx 功能描述:XLXXCF08PVOG48C0936 PROM |
| XCF10 | 制造商:Johnson Electric / Parlex Corporation 功能描述: 制造商:Johnson Electric / Saia-Burgess 功能描述:Catalogue / XCF10 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10 |
| XCF10-81-J1Z1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10-81-J1Z1 |
| XCF10-J1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10-J1 |
| XCF10-J2 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10-J2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。