
68HC(9)12D60
—
Rev 4.0
Advance Information
MOTOROLA
List of Paragraphs
5
Advance Information — 68HC(9)12D60
List of Paragraphs
List of Paragraphs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
List of Tables. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
Section 1. General Description . . . . . . . . . . . . . . . . . . . .23
Section 2. Central Processing Unit . . . . . . . . . . . . . . . . .31
Section 3. Pinout and Signal Descriptions. . . . . . . . . . .37
Section 4. Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63
Section 5. Operating Modes and Resource Mapping . .73
Section 6. Bus Control and Input/Output . . . . . . . . . . . .87
Section 7. Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . .99
Section 8. EEPROM Memory . . . . . . . . . . . . . . . . . . . . .115
Section 9. Resets and Interrupts . . . . . . . . . . . . . . . . . .123
Section 10. ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .133
Section 11. I/O Ports with Key Wake-up . . . . . . . . . . . .135
Section 12. Clock Functions . . . . . . . . . . . . . . . . . . . . .143
Section 13. Pulse Width Modulator . . . . . . . . . . . . . . .181
Section 14. Enhanced Capture Timer. . . . . . . . . . . . . .197
Section 15. Multiple Serial Interface. . . . . . . . . . . . . . .237
Section 16. Motorola Interconnect Bus . . . . . . . . . . . .263
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.