- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375000 > XC5202-5VQ64C (XILINX INC) Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號： | XC5202-5VQ64C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays |
| 中文描述： | FPGA, 64 CLBS, 2000 GATES, 10 MHz, PQFP64 |
| 封裝： | PLASTIC, VQFP-64 |
| 文件頁數(shù)： | 36/73頁 |
| 文件大?。?/td> | 598K |
| 代理商： | XC5202-5VQ64C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
R
XC5200 Series Field Programmable Gate Arrays
7-118
November 5, 1998 (Version 5.2)
Synchronous Peripheral Mode
Synchronous Peripheral mode can also be considered
Slave Parallel mode. An external signal drives the CCLK
input(s) of the FPGA(s). The first byte of parallel configura-
tion data must be available at the Data inputs of the lead
FPGA a short setup time before the rising CCLK edge.
Subsequent data bytes are clocked in on every eighth con-
secutive rising CCLK edge.
The same CCLK edge that accepts data, also causes the
RDY/BUSY output to go High for one CCLK period. The pin
name is a misnomer. In Synchronous Peripheral mode it is
really an ACKNOWLEDGE signal. Synchronous operation
does not require this response, but it is a meaningful signal
for test purposes. Note that RDY/BUSY is pulled High with
a high-impedance pullup prior to INIT going High.
The lead FPGA serializes the data and presents the pre-
amble data (and all data that overflows the lead device) on
its DOUT pin. There is an internal delay of 1.5 CCLK peri-
ods, which means that DOUT changes on the falling CCLK
edge, and the next FPGA in the daisy chain accepts data
on the subsequent rising CCLK edge.
In order to complete the serial shift operation, 10 additional
CCLK rising edges are required after the last data byte has
been loaded, plus one more CCLK cycle for each
daisy-chained device.
Synchronous Peripheral mode is selected by a <011> on
the mode pins (M2, M1, M0).
X9005
CONTROL
SIGNALS
DATA BUS
PROGRAM
DOUT
M0 M1
CCLK
M2
D
0-7
INIT
DONE
PROGRAM
4.7 k
3.3 k
3.3 k
RDY/BUSY
V
CC
OPTIONAL
DAISY-CHAINED
FPGAs
NOTE:
M2 can be shorted to Ground
if not used as I/O
CLOCK
PROGRAM
DOUT
XC5200E/EX
SLAVE
M0 M1
CCLK
N/C
8
M2
DIN
INIT
DONE
N/C
XC5200
SYNCHRO-
NOUS
PERIPHERAL
Figure 33: Synchronous Peripheral Mode Circuit Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| XC5202-5HQ208C | Field Programmable Gate Arrays |
| XC5202-5PG156C | Field Programmable Gate Arrays |
| XC5202-5PG191C | Field Programmable Gate Arrays |
| XC5202-5PG223C | Field Programmable Gate Arrays |
| XC5202-5PG299C | Field Programmable Gate Arrays |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC5202-5VQ64I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC5202-6BG225C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
| XC5202-6BG352C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
| XC5202-6HQ208C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
| XC5202-6HQ240C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復。