參數(shù)資料
型號(hào): XC4VFX100-10FF1517I
廠商: XILINX INC
元件分類: FPGA
英文描述: FPGA, 10544 CLBS, 1028 MHz, PBGA1517
封裝: FBGA-1517
文件頁(yè)數(shù): 32/58頁(yè)
文件大小: 1863K
代理商: XC4VFX100-10FF1517I
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
38
Clock Buffers and Networks
DCM and PMCD Switching Characteristics
Table 44: Global Clock Switching Characteristics (Including BUFGCTRL)
Symbol
Description
Speed Grade
Units
-12
-11
-10
TBCCCK_CE / TBCCKC_CE(1)
CE pins Setup/Hold
0.27
0.00
0.31
0.00
0.35
0.00
ns
TBCCCK_S / TBCCKC_S(1)
S pins Setup/Hold
0.27
0.00
0.31
0.00
0.35
0.00
ns
TBCCKO_O
BUFGCTRL delay
0.70
0.77
0.90
ns
Maximum Frequency
FMAX
Global clock tree
500
450
400
MHz
Notes:
1.
TBCCCK_CE and TBCCKC_CE must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters
do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only
needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
Table 45: Operating Frequency Ranges for DCM in Maximum Speed (MS) Mode
Symbol
Description
Speed Grade
Units
-12
-11
-10
Outputs Clocks (Low Frequency Mode)
CLKOUT_FREQ_1X_LF_MS_MIN
CLK0, CLK90, CLK180, CLK270
32
MHz
CLKOUT_FREQ_1X_LF_MS_MAX
150
MHz
CLKOUT_FREQ_2X_LF_MS_MIN
CLK2X, CLK2X180
64
MHz
CLKOUT_FREQ_2X_LF_MS_MAX
300
MHz
CLKOUT_FREQ_DV_LF_MS_MIN
CLKDV
222
MHz
CLKOUT_FREQ_DV_LF_MS_MAX
100
MHz
CLKOUT_FREQ_FX_LF_MS_MIN
CLKFX, CLKFX180
32
MHz
CLKOUT_FREQ_FX_LF_MS_MAX
210
MHz
Input Clocks (Low Frequency Mode)
CLKIN_FREQ_DLL_LF_MS_MIN
CLKIN (using DLL outputs)(1,3,4,5,6)
32
MHz
CLKIN_FREQ_DLL_LF_MS_MAX
150
MHz
CLKIN_FREQ_FX_LF_MS_MIN
CLKIN (using DFS outputs only)(2,3,4)
111
MHz
CLKIN_FREQ_FX_LF_MS_MAX
210
MHz
PSCLK_FREQ_LF_MS_MIN
PSCLK
111
KHz
PSCLK_FREQ_LF_MS_MAX
500
450
400
MHz
Outputs Clocks (High Frequency Mode)
CLKOUT_FREQ_1X_HF_MS_MIN
CLK0, CLK90, CLK180, CLK270
150
MHz
CLKOUT_FREQ_1X_HF_MS_MAX
500
450
400
MHz
CLKOUT_FREQ_2X_HF_MS_MIN
CLK2X, CLK2X180
300
MHz
CLKOUT_FREQ_2X_HF_MS_MAX
500
450
400
MHz
CLKOUT_FREQ_DV_HF_MS_MIN
CLKDV
9.4
MHz
CLKOUT_FREQ_DV_HF_MS_MAX
333
300
267
MHz
相關(guān)PDF資料
PDF描述
XC4VFX100-11FF1152I FPGA, 10544 CLBS, 1181 MHz, PBGA1152
XC4VFX100-11FF1517I FPGA, 10544 CLBS, 1181 MHz, PBGA1517
XC4VFX100-10FFG1152I FPGA, 10544 CLBS, 1028 MHz, PBGA1152
XC4VFX100-10FFG1517I FPGA, 10544 CLBS, 1028 MHz, PBGA1517
XC4VFX100-11FFG1152I FPGA, 10544 CLBS, 1181 MHz, PBGA1152
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VFX100-10FF1517I4020 制造商:Xilinx 功能描述:
XC4VFX100-10FF1517IES1 制造商:Xilinx 功能描述:
XC4VFX100-10FFG1152C 功能描述:IC FPGA VIRTEX-4FX 100K 1152FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VFX100-10FFG1152I 功能描述:IC FPGA VIRTEX-4FX 100K 1152FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VFX100-10FFG1517C 功能描述:IC FPGA VIRTEX-4FX 100K 1517FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)