- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374980 > XC3190L-2PC84C (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3190L-2PC84C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 320 CLBS, 5000 GATES, 325 MHz, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 18/76頁 |
| 文件大?。?/td> | 731K |
| 代理商： | XC3190L-2PC84C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
R
XC3000 Series Field Programmable Gate Arrays
7-20
November 9, 1998 (Version 3.1)
A re-program is initiated.when a configured XC3000 series
device senses a High-to-Low transition and subsequent >6
μ
s Low level on the DONE/PROG package pin, or, if this
pin is externally held permanently Low, a High-to-Low tran-
sition and subsequent >6
μ
s Low time on the RESET pack-
age pin.
The device returns to the Clear state where the configura-
tion memory is cleared and mode lines re-sampled, as for
an aborted configuration. The complete configuration pro-
gram is cleared and loaded during each configuration pro-
gram cycle.
Length count control allows a system of multiple Field Pro-
grammable Gate Arrays, of assorted sizes, to begin opera-
tion in a synchronized fashion. The configuration program
generated by the development system begins with a pre-
amble of 111111110010 followed by a 24-bit length count
representing the total number of configuration clocks
needed to complete loading of the configuration pro-
gram(s). The data framing is shown in
Figure 21
. All
FPGAs connected in series read and shift preamble and
length count in on positive and out on negative configura-
tion clock edges. A device which has received the pream-
ble and length count then presents a High Data Out until it
has intercepted the appropriate number of data frames.
When the configuration program memory of an FPGA is full
and the length count does not yet compare, the device
shifts any additional data through, as it did for preamble
and length count. When the FPGA configuration memory is
full and the length count compares, the device will execute
11111111
0010
< 24-Bit Length Count >
1111
0 <Data Frame # 001 > 111
0 <Data Frame # 002 > 111
0 <Data Frame # 003 > 111
. . .
. . .
. . .
0 <Data Frame # 196 > 111
0 <Data Frame # 197 > 111
1111
—Dummy Bits*
—Preamble Code
—Configuration Program Length
—Dummy Bits (4 Bits Minimum)
For XC3120
197 Configuration Data Frames
(Each Frame Consists of:
A Start Bit (0)
A 71-Bit Data Field
Three Stop Bits
Postamble Code (4 Bits Minimum)
Header
Program Data
Repeated for Each Logic
Cell Array in a Daisy Chain
*The LCA Device Require Four Dummy Bits Min; Software Generates Eight Dummy Bits
X5300_01
Figure 21: Internal Configuration Data Structure for an FPGA.
This shows the preamble, length count and data
frames generated by the Development System.
The Length Count produced by the program = [(40-bit preamble + sum of program data + 1 per daisy chain device)
rounded up to multiple of 8] – (2
≤
K
≤
4) where K is a function of DONE and RESET timing selected. An additional 8 is
added if roundup increment is less than K. K additional clocks are needed to complete start-up after length count is
reached.
Device
XC3020A
XC3020L
XC3120A
1,000 to 1,500
64
(8 x 8)
64
256
16
9
75
XC3030A
XC3030L
XC3130A
1,500 to 2,000
100
(10 x 10)
80
360
20
11
92
XC3042A
XC3042L
XC3142A
XC3142L
2,000 to 3,000
144
(12 x 12)
96
480
24
13
108
XC3064A
XC3064L
XC3164A
3,500 to 4,500
224
(16 x 14)
120
688
32
15
140
XC3090A
XC3090L
XC3190A
XC3190L
5,000 to 6,000
320
(20 x 16)
144
928
40
17
172
XC3195A
6,500 to 7,500
484
(22 x 22)
176
1,320
44
23
188
Gates
CLBs
Row x Col
IOBs
Flip-flops
Horizontal Longlines
TBUFs/Horizontal LL
Bits per Frame
(including1 start and 3 stop bits)
Frames
Program Data =
Bits x Frames + 4 bits
(excludes header)
PROM size (bits) =
Program Data
+ 40-bit Header
197
14,779
241
22,176
285
30,784
329
46,064
373
64,160
505
94,944
14,819
22,216
30,824
46,104
64,200
94,984
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3190L-2TQ176C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-3PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-3TQ144C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-3TQ176C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3030L | FP 3/8 ASST COLORS 6 IN PC 10 PK/BOX RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3190L-2TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-2TQ176C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-3PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-3TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-3TQ176C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。