參數(shù)資料
型號(hào): XC3064A-7PQ160C
廠商: XILINX INC
元件分類(lèi): FPGA
英文描述: Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
中文描述: FPGA, 224 CLBS, 4000 GATES, 113 MHz, PQFP160
封裝: PLASTIC, QFP-160
文件頁(yè)數(shù): 7/8頁(yè)
文件大小: 48K
代理商: XC3064A-7PQ160C
2-167
Speed Grade
-7
-6
Description
Symbol
Min
Max
Min
Max
Units
Propagation Delays (Input)
Pad to Direct In (I)
Pad to Registered In (Q) with latch transparent
Clock (IK) to Registered In (Q)
3
T
PID
T
PTG
T
IKRI
4.0
15.0
3.0
3.0
14.0
2.5
ns
ns
ns
4
Set-up Time (Input)
Pad to Clock (IK) set-up time
1
T
PICK
14.0
12.0
ns
Propagation Delays (Output)
Clock (OK) to Pad
same
Output (O) to Pad
same
3-state to Pad begin hi-Z (fast)
same
3-state to Pad active and valid (fast)
same
(fast)
(slew rate limited)
(fast)
(slew-rate limited)
7
7
10
10
9
9
8
8
T
OKPO
T
OKPO
T
OPF
T
OPS
T
TSHZ
T
TSHZ
T
TSON
T
TSON
8.0
18.0
6.0
16.0
10.0
20.0
11.0
21.0
7.0
15.0
5.0
13.0
9.0
12.0
10.0
18.0
ns
ns
ns
ns
ns
ns
ns
ns
(slew-rate limited)
(slew -rate limited)
Set-up and Hold Times (Output)
Output (O) to clock (OK) set-up time
Output (O) to clock (OK) hold time
5
6
T
OOK
T
OKO
8.0
0
7.0
0
ns
ns
Clock
Clock High time
Clock Low time
Max. flip-flop toggle rate
11
12
T
IOH
T
IOL
F
CLK
4.0
4.0
3.5
3.5
ns
ns
MHz
113.0
135.0
Global Reset Delays (based on XC3042A)
RESET Pad to Registered In (Q)
RESET Pad to output pad
13
15
15
T
RRI
T
RPO
T
RPO
24.0
33.0
43.0
23.0
29.0
37.0
ns
ns
ns
(fast)
(slew-rate limited)
IOB Switching Characteristic Guidelines (continued)
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing
patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more
precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.
Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads,
see page XAPP024. Typical slew rate limited output rise/fall times are approximately four times longer.
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the
internal pull-up resistor or alternatively configured as a driven output or driven from an external source.
3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract
clock delay (pad to IK) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is
negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.
4. T
PID
, T
PTG
, and T
PICK
are 3 ns higher for XTL2 when the pin is configured as a user input.
相關(guān)PDF資料
PDF描述
XC3090A-7PC84C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3064A-7PG132C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3090A-7PG175C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3090A-7PG175I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3090A-7PQ160C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3064A7PQ160I 制造商:XILINX 功能描述:New
XC3064A-7PQ160I 制造商:Xilinx 功能描述:XILINX XC3064A-7PQ160I FPGA - Trays 制造商:Xilinx 功能描述:FPGA XC3000A Family 4.5K Gates 224 Cells 113MHz CMOS Technology 5V 160-Pin PQFP
XC3064A-7PQ166C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3064A-7PQ166I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3064A-7TQ144C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)