![](http://datasheet.mmic.net.cn/280000/XC2S400E-6FG456C_datasheet_16107178/XC2S400E-6FG456C_4.png)
Spartan-IIE 1.8V FPGA Family: DC and Switching Characteristics
4
www.xilinx.com
1-800-255-7778
DS077-3 (v2.0) November 18, 2002
Product Specification
R
LVDS DC Specifications
LVPECL DC Specifications
These values are valid at the output of the source termina-
tion pack shown under LVPECL, with a 100
differential
load only. The V
OH
levels are 200 mV below standard
LVPECL levels and are compatible with devices tolerant of
lower common-mode ranges. The following table summa-
rizes the DC output specifications of LVPECL.
Symbol
Description
Conditions
Min
Typ
Max
Units
V
CCO
V
OH
V
OL
V
ODIFF
Supply voltage
2.375
2.5
2.625
V
Output High voltage for Q and Q
R
T
= 100
across Q and Q signals
R
T
= 100
across Q and Q signals
R
T
= 100
across Q and Q signals
1.25
1.425
1.6
V
Output Low voltage for Q and Q
0.9
1.075
1.25
V
Differential output voltage (Q
–
Q),
Q = High or (Q
–
Q), Q = High
250
350
450
mV
V
OCM
V
IDIFF
Output common-mode voltage
R
T
= 100
across Q and Q signals
Common-mode input voltage = 1.25 V
1.125
1.25
1.375
V
Differential input voltage (Q
–
Q),
Q = High or (Q
–
Q), Q = High
100
350
-
mV
V
ICM
Input common-mode voltage
Differential input voltage =
±
350 mV
0.2
1.25
2.2
V
Notes:
1.
XAPP179 for termination schematics.