鍨嬭櫉锛� | XC2S50-5TQ144C |
寤犲晢锛� | Xilinx Inc |
鏂囦欢闋佹暩(sh霉)锛� | 97/99闋� |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | IC FPGA 2.5V 384 CLB'S 144-TQFP |
妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 60 |
绯诲垪锛� | Spartan®-II |
LAB/CLB鏁�(sh霉)锛� | 384 |
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� | 1728 |
RAM 浣嶇附瑷堬細 | 32768 |
杓稿叆/杓稿嚭鏁�(sh霉)锛� | 92 |
闁€鏁�(sh霉)锛� | 50000 |
闆绘簮闆诲锛� | 2.375 V ~ 2.625 V |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
宸ヤ綔婧害锛� | 0°C ~ 85°C |
灏佽/澶栨锛� | 144-LQFP |
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 144-TQFP锛�20x20锛� |
鍏跺畠鍚嶇ū锛� | 122-1225 XC2S50-5TQ144C-ND |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
24LC16B-I/MC | IC EEPROM 16KBIT 400KHZ 8DFN |
748610-4 | CONN D-SUB SOCKET 22-28AWG AU |
XC6SLX4-3CPG196C | IC FPGA SPARTAN 6 3K 196CPGBGA |
XC6SLX4-L1TQG144C | IC FPAG SPARTAN 6 3K 144TQFP |
24LC014H-E/ST | IC EEPROM 1KBIT 400KHZ 8TSSOP |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
XC2S50-5TQ144C-ES | 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:2S50-5TQ144C-ES |
XC2S50-5TQ144I | 鍔熻兘鎻忚堪:IC FPGA 2.5V I-TEMP 144-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Spartan®-II 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:Spartan® 6 LX LAB/CLB鏁�(sh霉):3411 閭忚集鍏冧欢/鍠厓鏁�(sh霉):43661 RAM 浣嶇附瑷�:2138112 杓稿叆/杓稿嚭鏁�(sh霉):358 闁€鏁�(sh霉):- 闆绘簮闆诲:1.14 V ~ 1.26 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:676-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:676-FBGA锛�27x27锛� |
XC2S50-5TQG144C | 鍔熻兘鎻忚堪:IC SPARTAN-II FPGA 50K 144-TQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Spartan®-II 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:XP LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):10000 RAM 浣嶇附瑷�:221184 杓稿叆/杓稿嚭鏁�(sh霉):244 闁€鏁�(sh霉):- 闆绘簮闆诲:1.71 V ~ 3.465 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 85°C 灏佽/澶栨:388-BBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:388-FPBGA锛�23x23锛� 鍏跺畠鍚嶇ū:220-1241 |
XC2S50-5TQG144I | 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:FPGA SPARTAN-II 50K GATES 1728 CELLS 263MHZ 2.5V 144TQFP EP - Trays 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:IC SYSTEM GATE |
XC2S50-5VQ100C | 鍒堕€犲晢:XILINX 鍒堕€犲晢鍏ㄧū:XILINX 鍔熻兘鎻忚堪:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information |