- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄19834 > XC2C64A-7CPG56I (Xilinx Inc)IC CR-II CPLD 64MCELL 56-CSBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC2C64A-7CPG56I |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CR-II CPLD 64MCELL 56-CSBGA |
| 標(biāo)準(zhǔn)包裝： | 360 |
| 系列： | CoolRunner II |
| 可編程類(lèi)型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 6.7ns |
| 電壓電源 - 內(nèi)部： | 1.7 V ~ 1.9 V |
| 邏輯元件/邏輯塊數(shù)目： | 4 |
| 宏單元數(shù)： | 64 |
| 門(mén)數(shù)： | 1500 |
| 輸入/輸出數(shù)： | 45 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 56-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 56-CSBGA（6x6） |
| 包裝： | 托盤(pán) |
| 配用： | 122-1536-ND - KIT STARTER SPARTAN-3E 122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP |
| 其它名稱(chēng)： | 122-1706 XC2C64A-7CPG56I-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESM06DRYS | CONN EDGECARD 12POS DIP .156 SLD |
| XC2C64A-7VQG100C | IC CR-II CPLD 64MCELL 100-VQFP |
| RBM12DRKH | CONN EDGECARD 24POS DIP .156 SLD |
| EGM43DTBT-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| REC3-2412SR/H1/SMD-R | CONV DC/DC 3W 24VIN 12VOUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2C64A-7CPG56I4124 | 制造商:Xilinx 功能描述: |
| XC2C64A-7PC44C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC2C64A-7PC44I | 制造商:Xilinx 功能描述: |
| XC2C64A-7PCG44C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC2C64A-7PCG44I | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。