參數(shù)資料
型號(hào): XC18V04PC44C
廠商: Xilinx Inc
文件頁(yè)數(shù): 21/24頁(yè)
文件大小: 0K
描述: IC PROM SER C-TEMP 3.3V 44-PLCC
標(biāo)準(zhǔn)包裝: 26
可編程類(lèi)型: 系統(tǒng)內(nèi)可編程
存儲(chǔ)容量: 4Mb
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 管件
其它名稱(chēng): 122-1274
XC18V04PC44C-ND
XC18V00 Series In-System-Programmable Configuration PROMs
DS026 (v5.2) January 11, 2008
Product Specification
6
R
In-System Programming
In-System Programmable PROMs can be programmed
individually, or two or more can be chained together and
programmed in-system via the standard 4-pin JTAG
protocol as shown in Figure 2. In-system programming
offers quick and efficient design iterations and eliminates
unnecessary package handling or socketing of devices. The
Xilinx development system provides the programming data
sequence using either Xilinx iMPACT software and a
download cable, a third-party JTAG development system, a
JTAG-compatible board tester, or a simple microprocessor
interface that emulates the JTAG instruction sequence. The
iMPACT software also outputs serial vector format (SVF)
files for use with any tools that accept SVF format and with
automatic test equipment.
All outputs are held in a high-Z state or held at clamp levels
during in-system programming.
OE/RESET
The ISP programming algorithm requires issuance of a
reset that causes OE to go Low.
External Programming
Xilinx reprogrammable PROMs can also be programmed by
a third-party device programmer, providing the added
flexibility of using pre-programmed devices with an in-
system programmable option for future enhancements and
design changes.
Reliability and Endurance
Xilinx in-system programmable products provide a
guaranteed endurance level of 20,000 in-system
program/erase cycles and a minimum data retention of 20
years. Each device meets all functional, performance, and
data retention specifications within this endurance limit. See
the UG116, Xilinx Device Reliability Report, for device
quality, reliability, and process node information.
Design Security
The Xilinx in-system programmable PROM devices
incorporate advanced data security features to fully protect
the programming data against unauthorized reading via
JTAG. Table 3 shows the security setting available.
The read security bit can be set by the user to prevent the
internal programming pattern from being read or copied via
JTAG. When set, it allows device erase. Erasing the entire
device is the only way to reset the read security bit.
Table 3: Data Security Options
Reset
Set
Read Allowed
Program/Erase Allowed
Verify Allowed
Read Inhibited via JTAG
Program/Erase Allowed
Verify Inhibited
X-Ref Target - Figure 2
Figure 2: In-System Programming Operation (a) Solder Device to PCB and (b) Program Using Download Cable
DS026_02_06/1103
GND
V CCINT
(a)
(b)
相關(guān)PDF資料
PDF描述
AGM22DTMH CONN EDGECARD 44POS R/A .156 SLD
XC17V04PC44I IC PROM SER 4MBIT 3.3V 44-PLCC
RSA36DRSZ-S664 CONN EDGECARD 72POS DIP .125 SLD
XC17V04PC20I IC PROM SER 4MBIT 3.3V 20-PLCC
T95R336M035EAAS CAP TANT 33UF 35V 20% 2824
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC18V04-PC44C 制造商:Xilinx 功能描述:
XC18V04PC44C0100 制造商:Xilinx 功能描述:
XC18V04PC44C0901 制造商:Xilinx 功能描述:
XC18V04PC44C0936 制造商:Xilinx 功能描述:XLXXC18V04PC44C0936 IC SYSTEM GATE
XC18V04PC44C1 制造商:Xilinx 功能描述: