- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19881 > XC17S40PD8C (Xilinx Inc)IC PROM PROG C-TEMP 5V 8-DIP PDF資料下載
參數(shù)資料
| 型號： | XC17S40PD8C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROM PROG C-TEMP 5V 8-DIP |
| 產(chǎn)品變化通告： | Product Discontinuation 28/Jul/2010 |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 可編程類型： | OTP |
| 存儲容量： | 400kb |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 122-1275 XC17S40PD8C-ND |
Spartan/XL Family One-Time Programmable Configuration PROMs (XC17S00/XL)
DS030 (v1.12) June 20, 2008
Product Specification
2
R
Pin Description
Pins not listed are in Table 1 are "no connects."
Pinout Diagrams
Table 1: Spartan PROM Pinouts
Pin Name
8-pin
PDIP (PD8) and
VOIC/TSOP (VO8)
20-pin
SOIC
(SO20)
Pin Description
DATA
1
Data output, High-Z state when either CE or OE are inactive. During
programming, the DATA pin is I/O. Note that OE can be programmed to be either
active High or active Low.
CLK
2
3
Each rising edge on the CLK input increments the internal address counter, if both
CE and OE are active.
RESET/OE
(OE/RESET)
38
When High, this input holds the address counter reset and puts the DATA output
in a high-impedance state. The polarity of this input pin is programmable as either
RESET/OE or OE/RESET. To avoid confusion, this document describes the pin
as RESET/OE, although the opposite polarity is possible on all devices. When
RESET is active, the address counter is held at zero, and the DATA output is in a
high-impedance state. The polarity of this input is programmable. The default is
active High RESET, but the preferred option is active Low RESET, because it can
be driven by the FPGAs INIT pin.
The polarity of this pin is controlled in the programmer interface. This input pin is
easily inverted using the Xilinx HW-130 programmer software. Third-party
programmers have different methods to invert this pin.
CE
410
When High, this pin disables the internal address counter, puts the DATA output
in a high-impedance state, and forces the device into low-ICC standby mode.
GND
5
11
GND is the ground connection.
VCC
7, 8
18, 20
The VCC pins are to be connected to the positive voltage supply.
DS030_04_110102
SO20
Top
View
VCC
NC
VCC
NC
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
DATA(D0)
NC
CLK
NC
OE/RESET
NC
CE
DS030_05_060508
PD8/PDG8
SOG8
VO8/VOG8
Top View
VCC
NC
GND
DATA(D0)
CLK
OE/RESET
CE
8
7
6
5
1
2
3
4
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RCC13DRXS | CONN EDGECARD 26POS .100 EXTEND |
| XC17S30XLVO8I | IC 3V PROM SER 300K 8-SOIC |
| RCC18DCSN | CONN EDGECARD 36POS DIP .100 SLD |
| MAX8891EXK15+T | IC REG LDO 1.5V .15A SC70-5 |
| XC17S30XLVO8C | IC 3V PROM SER 300K 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC17S40PD8I | 功能描述:IC PROM PROG I-TEMP 5V 8-DIP RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17S40PDG8C | 制造商:Xilinx 功能描述:IC PROM SCP FOR FPGA 17S40 DIP8 |
| XC17S40S020I | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XC17S40SO20C | 功能描述:IC PROM PROG C-TEMP 5V 20-SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17S40SO20I | 功能描述:IC PROM PROG I-TEMP 5V 20-SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。