- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9235 > X9460KV14IZ-2.7 (Intersil)IC XDCP DUAL AUD 32T 33K 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | X9460KV14IZ-2.7 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC XDCP DUAL AUD 32T 33K 14TSSOP |
| 標(biāo)準(zhǔn)包裝： | 95 |
| 系列： | XDCP™ |
| 接片： | 32 |
| 電阻（歐姆）： | 32k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 -300 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
6
FN8203.2
October 17, 2005
Command Set and Register Description
Device Addressing
Following a start condition the master must output the Slave
Byte Address of the slave it is accessing. The most
significant four bits of the slave address are the device type
identifier (refer to Figure 2). For the X9460 this is fixed as
0101.
The next three bits of the Slave Byte Address are the device
address. The device address is defined by the A1 - A0 inputs.
The X9460 compares the serial data stream with the Slave
Byte Address; a successful compare is required for the
X9460 to respond with an acknowledge. The A1 - A0 inputs
can be actively driven by CMOS input signals or tied to VCC
or VSS. The R/W bit sets the device for read or write
operations. Note that the X9460 supports reads and writes to
a single device on the 2-wire bus. If more than one X9460 is
used on the same 2-wire bus, those devices must have
unique device addresses and only writes are supported. You
may not read from multiple devices or contention will result
and the data is not valid.
Command Set
After a Slave Byte Address match, the next byte sent
contains the Command and register pointer information. The
four most significant bits are the Command. The next bit is a
“X” (don’t care) set to zero.
The ZD bit enables and disables the Zero Amplitude Wiper
Switching circuit. When ZD=1, the wiper switches will turn on
when close-to-zero amplitude is detected across the
potentiometer pins. When ZD=0, this circuit is disabled. The
last two bits, LT (left POT enable) and RT (right POT
enable), select which of the two potentiometers is affected
by the instruction.
Several instructions require a three-byte sequence to
complete. These instructions transfer data between the host
and the X9460. These instructions are: Read Wiper Counter
Register, Write Wiper Counter Register. The sequence of
command is used for write command for both right and left
pots (Figure 6).
Special Commands
Increment/Decrement Instruction. The Increment/Decrement
command is different from the other commands. Once the
command is issued and the X9460 has responded with an
acknowledge, the master can clock the selected wiper up
and/or down. For each SCL clock pulse (tHIGH) while SDA is
HIGH, the selected wiper will move one resistor segment
towards the RH terminal. Similarly, for each SCL clock pulse
while SDA is LOW, the selected wiper will move one resistor
segment towards the RL terminal. A detailed illustration of
the sequence and timing for this operation are shown in
Wiper Counter Register
The X9460 contains two Wiper Counter Registers. The
Wiper Counter Register output is decoded to select one of
thirty-two switches along its resistor array. The Write Wiper
Counter Register command directly sets the WCR to a
value. The Increment/Decrement instruction steps the
register value up or down one to multiple times.
The WCR is a volatile register (Table 3) and is reset to the
mute position (tap 0, “zero”) at power-up.
TABLE 3. WIPER COUNTER REGISTERS, 5-bit - VOLATILE:
The X9460 contains one 5-bit Wiper Counter Register for
each DCP. (Two 5-bit registers in total.)
1
00
0A1
A0
R/W
DEVICE TYPE
IDENTIFIER
DEVICE ADDRESS
1
FIGURE 2. SLAVE BYTE ADDRESS
I1
I2
I3
I0
0
ZD
RT
LT
WIPER COUNTER
SELECT
INSTRUCTIONS
this bit not used, set to 0
FIGURE 3. COMMAND BYTE FORMAT
WCR4
WCR3
WCR2
WCR1
WCR0
(MSB)
(LSB)
X9460
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9460KV14IZ | IC XDCP DUAL AUD 32T 33K 14TSSOP |
| X9313ZPIZ | IC XDCP 3-WIRE 32-TAP 10K 8-PDIP |
| VI-J4J-MZ-S | CONVERTER MOD DC/DC 36V 25W |
| VI-J44-MZ-S | CONVERTER MOD DC/DC 48V 25W |
| VI-J43-MZ-S | CONVERTER MOD DC/DC 24V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9460KV14IZT1 | 功能描述:IC XDCP DUAL AUD 32T 33K 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9470 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:RF Power Amplifier (PA) Bias Controller |
| X9470V24I | 功能描述:IC BIAS CTRLR RF PA 24-TSSOP RoHS:否 類別:RF/IF 和 RFID >> RF 電源控制器 IC 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- RF 型:GSM 頻率:450MHz ~ 2GHz 特點(diǎn):四頻帶 封裝/外殼:8-VFBGA 供應(yīng)商設(shè)備封裝:8-MicroSMD（1.51x1.51） 包裝:帶卷 (TR) 其它名稱:LMV243BLX |
| X9483919-2 | 功能描述:環(huán)形MIL規(guī)格工具、五金與附件 RoHS:否 制造商:Amphenol Industrial MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Dummy Receptacles 用于:97 Series Plugs |
| X9483919-3 | 功能描述:環(huán)形MIL規(guī)格工具、五金與附件 RoHS:否 制造商:Amphenol Industrial MIL 類型:MIL-DTL-5015 系列:97 產(chǎn)品類型:Dummy Receptacles 用于:97 Series Plugs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。