參數(shù)資料
型號(hào): WMS512K8L-35DJC
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: SRAM
英文描述: 512K X 8 STANDARD SRAM, 35 ns, CDSO36
封裝: CERAMIC, SOJ-36
文件頁(yè)數(shù): 4/10頁(yè)
文件大小: 279K
代理商: WMS512K8L-35DJC
3
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WMS512K8-XXX
September 2007
Rev. 11
White Electronic Designs Corp. reserves the right to change products or specications without notice.
AC Characteristics
(VCC = 5.0V, GND = 0V, -55°C TA < 125°C)
Parameter
Symbol
-15
-17
-20
-25
-35
-45
-55
Unit
Min Max Min Max Min Max Min Max Min Max Min Max Min Max
Read Cycle Time
tRC
15
17
20
25
35
45
55
ns
Address Access Time
tAA
15
17
20
25
35
45
55
ns
Output Hold from Address Change
tOH
00
0
ns
Chip Select Access Time
tACS
15
17
20
25
35
45
55
ns
Output Enable to Output Valid
tOE
8
9
10
12
25
ns
Chip Select to Output in Low Z
tCLZ1
22
2
4
ns
Output Enable to Output in Low Z
tOLZ1
00
0
ns
Chip Disable to Output in High Z
tCHZ1
8
9
10
12
15
20
ns
Output Disable to Output in High Z
tOHZ1
8
9
10
12
15
20
ns
AC Characteristics
(VCC = 5.0V, GND = 0V, -55°C TA 125°C)
Parameter
Symbol
-15
-17
-20
-25
-35
-45
-55
Unit
Min
Max
Min
Max
Min
Max
Min
Max Min Max Min Max Min Max
Write Cycle Time
tWC
15
17
20
25
35
45
55
ns
Chip Select to End of Write
tCW
13
14
15
25
35
50
ns
Address Valid to End of Write
tAW
13
14
15
25
35
50
ns
Data Valid to End of Write
tDW
8
9
10
20
25
ns
Write Pulse Width
tWP
13
14
15
25
35
40
ns
Address Setup Time
tAS
22
2
ns
Address Hold Time
tAH
00
0
5
ns
Output Active from End of Write
tOW1
22
3
4
5
ns
Write Enable to Output in High Z
tWHZ1
89
9
10
15
20
25
ns
Data Hold Time
tDH
00
0
ns
1. This parameter is guaranteed by design but not tested.
AC TEST CIRCUIT
AC TEST CONDITIONS
Current Source
IOL
IOH
Ceff = 50 pF
D.U.T.
VZ
1.5V
(Bipolar Supply)
Parameter
Typ
Unit
Input Pulse Levels
VIL = 0, VIH = 3.0
V
Input Rise and Fall
5
ns
Input and Output Reference Level
1.5
V
Output Timing Reference Level
1.5
V
Notes:
VZ is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75 .
VZ is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
相關(guān)PDF資料
PDF描述
WMS128K8L17DJMA 128K X 8 STANDARD SRAM, 17 ns, CDSO36
W7NCF01GH21CS8FG 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF256H30CSBCG 16M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF256H30IS6AG 16M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W3EG72128S265BD4-SG 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WMS512K8L-35DJCA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM
WMS512K8L-35DJI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM
WMS512K8L-35DJIA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM
WMS512K8L-35DJM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM
WMS512K8L-35DJMA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM