參數(shù)資料
型號: WEDPN16M64V-125B2M
廠商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分類: DRAM
英文描述: 16M X 64 SYNCHRONOUS DRAM, 6 ns, PBGA219
封裝: 21 X 21 MM, PLASTIC, BGA-219
文件頁數(shù): 1/15頁
文件大?。?/td> 643K
代理商: WEDPN16M64V-125B2M
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WEDPN16M64V-XB2X
January 2005
Rev. 1
441mm2
58%
ACTUAL SIZE
4 x 265mm2 = 1060mm2
Area
Discrete Approach
WEDPN16M64V-XB2X
21
S
A
V
I
N
G
S
GENERAL DESCRIPTION
The 128MByte (1Gb) SDRAM is a high-speed CMOS,
dynamic random-access, memory using 4 chips containing
268,435,456 bits. Each chip is internally congured as a
quad-bank DRAM with a synchronous interface. Each of
the chip’s 67,108,864-bit banks is organized as 8,192 rows
by 512 columns by 16 bits.
Read and write accesses to the SDRAM are burst
oriented; accesses start at a selected location and
continue for a programmed number of locations in
a programmedsequence. Accesses begin with the
registration of an ACTIVE command, which is then
followed by a READ or WRITE command. The address
bits registered coincident with the ACTIVE command are
used to select the bank and row to be accessed (BA0, BA1
select the bank; A0-12 select the row). The address bits
registered coincident with the READ or WRITE command
are used to select the starting column location for the
burst access.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 1Gb SDRAM uses an internal pipelined architecture
to achieve high-speed operation. This architecture is
compatible with the 2n rule of prefetch architectures, but
it also allows the column address to be changed on every
clock cycle to achieve a high-speed, fully random access.
Precharging one bank while accessing one of the other
three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
16Mx64 Synchronous DRAM
FEATURES
High Frequency = 100, 125, 133MHz
Package:
219 Plastic Ball Grid Array (PBGA), 21 x 21mm
Single 3.3V ±0.3V power supply
Fully Synchronous; all signals registered on positive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
8,192 refresh cycles
Commercial, Industrial and Military Temperature
Ranges
Organized as 16M x 64
User congurable as 2 x 16M x 32 and 4 x 16M
x 16
Weight: WEDPN16M64V-XB2X - 2.0 grams typical
BENEFITS
58% SPACE SAVINGS
Reduced part count
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Laminate interposer for optimum TCE match
Upgradeable to 32M x 64 density
(W332M64V-XBX)
* This product is subject to change without notice.
相關(guān)PDF資料
PDF描述
WEDPND16M72S-250BM 16M X 72 DDR DRAM, 0.8 ns, PBGA219
WF128K32N-150HSM5 512K X 8 FLASH 5V PROM MODULE, 150 ns, CPGA66
WF2M16W-120FLC5 2M X 16 FLASH 5V PROM MODULE, 120 ns, CDFP44
WMF256K8-120CLC5A 256K X 8 FLASH 5V PROM, 120 ns, CQCC32
WMF256K8-90FEI5A 256K X 8 FLASH 5V PROM, 90 ns, CDFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WEDPN16M64V-125BC 制造商:Microsemi Corporation 功能描述:16M X 64 SDRAM MODULE, 3.3V, 125 MHZ, 219 PBGA 25MM X 25MM, - Bulk
WEDPN16M64V-125BI 制造商:Microsemi Corporation 功能描述:16M X 64 SDRAM MODULE, 3.3V, 125 MHZ, 219 PBGA 25MM X 25MM, - Bulk
WEDPN16M64V-125BM 制造商:Microsemi Corporation 功能描述:16M X 64 SDRAM MODULE, 3.3V, 125 MHZ, 219 PBGA 25MM X 25MM, - Bulk
WEDPN16M64V-133B2C 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx64 Synchronous DRAM
WEDPN16M64V-133B2I 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx64 Synchronous DRAM