- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄231491 > W3EG72256S262JD3MF (MICROSEMI CORP-PMG MICROELECTRONICS) 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號： | W3EG72256S262JD3MF |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | LEAD FREE, DIMM-184 |
| 文件頁數(shù)： | 12/14頁 |
| 文件大小： | 307K |
| 代理商： | W3EG72256S262JD3MF |
White Electronic Designs
W3EG72256S-JD3
-AJD3
7
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
December 2004
Rev. 2
PRELIMINARY
IDD1 : Operating Current : One Bank
1.
Typical Case : VCC = 2.5V, T = 25°C
2.
Worst Case : VCC = 2.7V, T = 10°C
3.
Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. IOUT = 0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL = 2) : tCK = 10ns, CL2,
BL=4, tRCD = 2*tCK, tRAS = 5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : tCK = 7.5ns,
CL = 2.5, BL = 4, tRCD = 3*tCK, tRC = 9*tCK,
tRAS = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL = 2) : tCK = 7.5ns,
CL = 2, BL = 4, tRCD = 3*tCK, tRC = 9*tCK,
tRAS = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR333 (166MHz, CL = 2.5) : tCK = 6ns,
BL = 4, tRCD = 10*tCK, tRAS = 7*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
IDD7A : Operating Current: Four Banks
1.
Typical Case : VCC = 2.5V, T = 25°C
2.
Worst Case : VCC = 2.7V, T = 10°C
3.
Four banks are being interleaved with tRC (min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. IOUT=0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL = 2) : tCK = 10ns, CL2,
BL = 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
- repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL = 2.5) : tCK = 7.5ns,
CL = 2.5, BL = 4, tRRD = 3*tCK, tRCD = 3*tCK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL = 2) : tCK = 7.5ns,
CL2 = 2, BL = 4, tRRD = 2*tCK, tRCD = 2*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR333 (166MHz, CL=2.5) : tCK=6ns,
BL=4, tRRD=3*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
Legend : A = Activate, R = Read, W = Write, P = Precharge, N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG7232S335AD4ISG | 32M X 72 DDR DRAM MODULE, 0.7 ns, DMA200 |
| W3EG7266S262D3S | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3HG264M72EER403AD7S | 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA244 |
| W7NCF01GH10IS4BG | 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC50 |
| W7NCF01GH21IS7DG | 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG72256S263AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S263JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S265AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S265JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72256S335AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。