- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359431 > VSC8114QB (VITESSE SEMICONDUCTOR CORP) VGA TO VIDEO ULTIMATE PRO PDF資料下載
參數(shù)資料
| 型號： | VSC8114QB |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | VGA TO VIDEO ULTIMATE PRO |
| 中文描述： | MUX/DEMUX, PQFP100 |
| 封裝： | HEAT SINK, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 434K |
| 代理商： | VSC8114QB |
G52185-0, Rev 4.0
11/1/99
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
Page 21
VITESSE
Data Sheet
VSC8114
ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux
with Integrated Clock Generation and Clock Recovery
Important note: The 11 ns max Tpd on the PM5355 assumes a 50pf load @ 60ps/pf, therefore 3 ns of the
max delay is due to loading. The VSC8114 input (TXLSCKIN) plus package is about 6pf. Assuming about 1 pf/
inch of 75 ohm trace on FR4 plus the VSC8114 6pf load, the user would in most cases choose option 1.
DC Coupling and Terminating High-speed PECL I/Os
The high speed signals on the VSC8114 (RXDATAIN, RXCLKIN, TXDATAOUT, REFCLKP, LOSPECL)
use 3.3/5V programmable PECL I/Os which can be direct coupled to either +3.3V PECL or +5V PECL signals
from the optics. These PECL levels are essentially ECL levels shifted positive by 3.3 volts or 5 volts. These
PECL I/Os are referenced to the V
DDP
supply (VDDP) and are terminated to ground. To program these I/Os for
either 3.3V or 5V interface, the 3 V
DDP
pins (pin 9, 15, 21) are required to connect to 3.3V or 5V supplies
accordingly.
AC Coupling and Terminating High-speed PECL I/Os
If the optics modules provide ECL level interface, the high speed signals can be AC coupled to the
VSC8114 as well. The PECL receiver inputs of the VSC8114 are internally biased at VDD/2. Therefore, AC-
coupling to the VSC8114 inputs is accomplished by providing the pull-down resistor for the open-source PECL
output and an AC-coupling capacitor used to eliminate the DC component of the output signal. This capacitor
allows the PECL receivers of the VSC8114 to self-bias via its internal resistor divider network (see Figure 14).
The PECL output drivers are capable of sourcing current but not sinking it. To establish a LOW output
level, a pull-down resistor, traditionally connected to VDD-2.0V, is needed when the output FET is turned off.
Since VDD-2.0V is usually not present in the system, the resistor should be terminated to ground for conve-
nience. The VSC8114 output drivers should be either AC-coupled to the 5.0V PECL inputs of the optics mod-
ule, or translated (DC level shift). Appropriate biasing techniques for setting the DC-level of these inputs should
be employed.
The dc biasing and 50 ohm termination requirements can easily be integrated together using a thevenin
equivalent circuit as shown in Figure 14. The figure shows the appropriate termination values when interfacing
3.3V PECL to 5.0V PECL. This network provides the equivalent 50 ohm termination for the high speed I/Os
and also provides the required dc biasing for the receivers of the optics module. Table 15 contains recommended
values for each of the components.
TTL Input Structure
The TTL inputs of the VSC8114 are 3.3V TTL which can accept 5.0V TTL levels within a given set of tol-
erances (see Table 8). The input structure, shown in Figure 14, uses a current limiter to avoid overdriving the
input FETs.
Initialization
The VSC8114 contains a “RESET” cap’s pin which is only needed for VLSI production test requirements
at Vitesse. The chip will initialize on its own as data is clocked through the device. The receive section will
frame align on the A1, A2 boundary of the incoming SONET/SDH data stream. (See Receive section on page
3).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSC8114QB1 | VGA TO HDTV CONVERTER PLUS |
| VSC8114QB2 | COMPACT RGB SKEW COMPENSATOR |
| VSC8115YA1 | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115YA2 | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115YA | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSC8114QB1 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery |
| VSC8114QB2 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery |
| VSC8115 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115XYA-05-T | 功能描述:IC CLOCK/DATA RECOVERY 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| VSC8115XYA-06-T | 功能描述:IC CLOCK/DATA RECOVERY 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。