- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359431 > VSC8114QB1 (VITESSE SEMICONDUCTOR CORP) VGA TO HDTV CONVERTER PLUS PDF資料下載
參數(shù)資料
| 型號(hào)： | VSC8114QB1 |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | VGA TO HDTV CONVERTER PLUS |
| 中文描述： | MUX/DEMUX, PQFP100 |
| 封裝： | HEAT SINK, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 6/24頁(yè) |
| 文件大?。?/td> | 434K |
| 代理商： | VSC8114QB1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
VITESSE
Data Sheet
VSC8114
ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux
with Integrated Clock Generation and Clock Recovery
Page 6
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
G52185-0, Rev 4.0
11/1/99
Loop Timing
LOOPTIM0 mode bypasses the CMU when the LOOPTIM0 input is asserted high. In this mode the CMU
is bypassed by using the receive clock (RXCLKIN), and the entire part is synchronously clocked from a single
external source.
Parity
An even parity input (TXINP) is provided for the byte-wide transmit data. This input, along with byte-wide
data, is clocked into the VSC8114 on the rising edge of TXLSCKIN. Parity is calculated on the clocked in byte-
wide data and compared to the clocked in parity input. A parity error is reported on the next TXLSCKIN rising
edge on TXPERR. For no parity errors to result, TXINP must be logic 1 when on an odd number of bits in the
TXIN[7:0] are logic 1; otherwise, it must be logic 0.
Even parity is calculated and clocked out along with byte-wide receive data (RXOUT[7:0]) on RXOUTP.
RXOUTP is a logic 1 when an odd number of bits on RXOUT[7:0] are logic 1; ohterwise, it is logic 0.
Clock Synthesis
The VSC8114 uses an integrated phase-locked loop (PLL) for clock synthesis of the 622MHz high speed
clock used for serialization in the transmitter section. The PLL is comprised of a phase-frequency detector
(PFD), an integrating operation amplifier and a voltage controlled oscillator (VCO) configured in classic feed-
back system. The PFD compares the selected divided down version of the 622MHz VCO (select pin REFSEL
selects divide-by ratios of 8 and 32, see Table 11) and the reference clock. The integrator provides a transfer
function between input phase error and output voltage control. The VCO portion of the PLL is a voltage con-
trolled ring-oscillator with a center frequency of 622MHz.
The reactive elements of the integrator are located off-chip and are connected to the feedback loop of the
amplifier through the CP1, CP2, CN1 and CN2 pins. The configuration of these external surface mounted
capacitors is shown in Figure 6. Table 1 shows the recommended external capacitor values for the configurable
reference frequencies.
Good analog design practices should be applied to the board design for these external components. Tightly
controlled analog ground and power planes should be provided for the PLL portion of the circuitry. The dedi-
cated PLL power (VDDANA) and ground (VSSANA) pins should have quiet supply planes to minimize jitter
generation within the clock synthesis unit. This is accomplished by either using a ferrite bead or a C-L-C choke
(
π
filter) on the (VDDANA) power pins. Note: Vitesse recommends a (
π
filter) C-L-C choke over using a ferrite
bead. All ground planes should be tied together using multiple vias.
Reference Clocks
Note that the CMU uses a differential PECL reference clock input to achieve optimum jitter performance.
The CRU has the option of either using the CMU’s reference clock or its own independent reference clock
CRUREFCLK. This is accomplished with the control signal CRUREFSEL. The CRUREFCLK should be used
if the system is being operated in either a regeneration or loop timing mode. In either of these modes the quality
of the CRUREFCLK is not a concern, thus it can be driven by a simple 77.76MHz crystal, the key is its indepen-
dence from the CMU’s reference clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSC8114QB2 | COMPACT RGB SKEW COMPENSATOR |
| VSC8115YA1 | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115YA2 | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115YA | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115 | STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSC8114QB2 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery |
| VSC8115 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:STS-12/STS-3 Multi Rate Clock and Data Recovery Unit |
| VSC8115XYA-05-T | 功能描述:IC CLOCK/DATA RECOVERY 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| VSC8115XYA-06-T | 功能描述:IC CLOCK/DATA RECOVERY 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| VSC8115YA | 制造商:Vitesse Semiconductor Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。