參數(shù)資料
型號: VSC7123QU
廠商: VITESSE SEMICONDUCTOR CORP
元件分類: 網(wǎng)絡(luò)接口
英文描述: Development kit; Kit Contents:Evaluation Board; For Use With:CS4955A; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封裝: 10 X 10 MM, THERMALLY ENHANCED, PLASTIC, QFP-64
文件頁數(shù): 2/18頁
文件大?。?/td> 208K
代理商: VSC7123QU
V
ELOCITY
TM
VITESSE
Data Sheet
VSC7123
10-Bit Transceiver for Fibre
Channel and Gigabit Ethernet
Page 2
G52212-0, Rev 4.3
03/25/01
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano
Camarillo, CA 93012
Tel: (800) VITESSE
FAX: (805) 987-5896
Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Functional Description
Clock Synthesizer
The VSC7123 clock synthesizer multiplies the reference frequency provided on the REFCLK pin by 10 to
achieve a baud rate clock between 0.98GHz and 1.36GHz. The on-chip Phase Lock Loop (PLL) uses a single
external 0.1
μ
F capacitor to control the Loop Filter.
Serializer
The VSC7123 accepts TTL input data as a parallel 10-bit character on the T(0:9) bus, which is latched into
the input register on the rising edge of REFCLK. This data is serialized and transmitted on the TX PECL
differential outputs at a baud rate that is 10 times the frequency of the REFCLK, with bit T0 transmitted first.
User data should be encoded using 8B/10B block code or equivalent.
Transmission Character Interface
An encoded byte is 10 bits and is referred to as a transmission character. The 10 bit interface on the
VSC7123 corresponds to a transmission character. This mapping is illustrated in Figure 1.
Figure 1: Transmission Order and Mapping of an 8B/10B Character
Clock Recovery
The VSC7123 accepts differential high-speed serial inputs on the RX+/RX- pins, extracts the clock and
retimes the data. Equalizers are included in the receiver to open the data eye and compensate for InterSymbol
Interference which may be present in the incoming data. The serial bit stream should be encoded to provide DC
balance and limited run length by an 8B/10B encoding scheme. The Clock Recovery Unit is completely
monolithic and requires no external components. For proper operation, the baud rate of the data stream to be
recovered should be within +200 ppm of 10 times the REFCLK frequency. For example, Gigabit Ethernet
systems would use 125MHz oscillators with a +100ppm accuracy resulting in +200 ppm between VSC7123
pairs.
Deserializer
The recovered serial bit stream is converted into a 10-bit parallel output character. The VSC7123 provides
complementary TTL recovered clocks, RCLK and RCLKN, which are 1/20
th
of the serial baud rate. The clocks
are generated by dividing down the high-speed recovered clock, which is phase-locked to the serial data. The
First Data Bit Transmitted
Last Data Bit Transmitted
Parallel Data Bits
8B/10B Bit Position
T9
j
T8
T7
T6
T5
T4
T3
T2
T1
T0
h
g
f
i
e
d
c
b
a
Comma Character
X
X
X
1
1
1
1
1
0
0
相關(guān)PDF資料
PDF描述
VSC7124 Rotary Switch; No. of Switch Positions:4; Circuitry:DPDT; Contact Current Max:1.5A; Indexing:30 ; Contact Rating:1.5A at 28VDC; Mounting Type:Panel; Number of Positions:4; Switch Features:30 degrees Indexing; Switch Function:DPDT
VSC7124QM Quad Port Bypass Circuit
VSC7125 Rotary Switch; Contact Current Max:1.5A; No. of Poles:4; No. of Switch Positions:11; Indexing:30 ; No. of Decks:4; Switch Terminals:Solder Lug; Circuitry:SPDT; Mounting Type:Panel; Switch Features:30 degrees Indexing RoHS Compliant: Yes
VSC7125QN 1.0625 Gbits/sec Fibre Channel Transceiver
VSC7125QU 1.0625 Gbits/sec Fibre Channel Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VSC7123RD 制造商:Vitesse Semiconductor Corporation 功能描述:
VSC7123RD2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
VSC7124 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Quad Port Bypass Circuit
VSC7124QM 制造商:VITESSE 功能描述: 制造商:Vitesse Semiconductor Corporation 功能描述:
VSC7125 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:1.0625 Gbits/sec Fibre Channel Transceiver