
On-line Phase Timing (Output Generation) Working Frequency 40MHz
O0-O9
MCLK
NP
EP
end of
computation
OCNT0-3
STB
start of
computation
data output
storag e
data output
storag e
last output data
OUT NUMn-1
last output number
NEW DATA
ACQUISITION
DATAOUT 1
data output
storage
T
comp=
600 ns(first process, pipeline empty), 310 ns (next processes) for a configurationwith 16inputs, 8 outputs, 28 rules
Elapsed time from the first data acquisition to the first output: 810 nsfor the first cycle , 525ns forthe other ones
.
T
COMP
OUT NUM1
OUT NUM2
DATAOUT n-1
DATAOUT 2
T
COMP
T
COMP
T
COMP
Timing Table Description
: ON-LINE phase
2
nd
step:Elaboration
- MCLK [INPUT] must be connectedwith the externalsynchronization signal.
- OFL[INPUT] must remain low during this phase.
- NP [OUTPUT] remains highduring this phase.
- EP [OUTPUT] is set high during this phase.
- STB [OUTPUT] is set high for a clock period every time an output value has been calculated. It informs
that it is possible to utilizethe outputwhich is situated in the output bus (O0-O9).The STB pulse starts at
the rising edgeof the MCLKand stops at the next rising edge of the MCLK. At thefalling edge of the STB
the data situated on the O0-O9bus can be stored.
- The current output on the O0-O9 [OUTPUT] bus is provided exactly when the STB signal rises and it
doesnot change until a new STBsignal occurs.
- Theoutput identifieron theOCNT0-OCNT3 [OUTPUT] bus isprovided exactlywhenthe STB signalrises
and it does not change until a new STBsignal occurs.
- NP [OUTPUT] is set low whenthe penultimate STROBE is disabled allowing a newacquisition phase to
start while W.A.R.P.is still elaboratingthe last output.
- When the last outputhas been provided, EP will be automaticallyset low.
14/19
W.A.R.P.1.1