- 您現(xiàn)在的位置：買賣IC網 > PDF目錄300076 > V29C51001B-70J (MOSEL-VITELIC) 128K X 8 FLASH 5V PROM, 70 ns, PQCC32 PDF資料下載
參數資料
| 型號： | V29C51001B-70J |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | PROM |
| 英文描述： | 128K X 8 FLASH 5V PROM, 70 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數： | 2/16頁 |
| 文件大?。?/td> | 73K |
| 代理商： | V29C51001B-70J |
10
MOSEL VITELIC
V29C51001T/V29C51001B
V29C51001T/V29C51001B Rev. 0.7 April 2000
NOTES:
1.
X = Don’t Care, VIH = HIGH, VIL = LOW. VH = 12.5V Max.
2.
PD: The data at the byte address to be programmed.
Table 2. Command Codes
NOTES:
1.
Top Boot Sector
2.
Bottom Boot Sector
3.
PA: The address of the memory location to be programmed.
4.
PD: The data at the byte address to be programmed.
Disabling Boot Block Protection Lock
VH
VIL
XX
VH
X
Output Disable
VIL
VIH
X
HIGH-Z
Command
Sequence
First Bus
Program Cycle
Second Bus
Program Cycle
Third Bus
Program Cycle
Fourth Bus
Program Cycle
Fifth Bus
Program Cycle
Six Bus
Program Cycle
Address
Data
Address
Data
Address
Data
Address
Data
Address
Data
Address
Data
Read
XXXXH
F0H
Read
5555H
AAH
2AAAH
55H
5555H
F0H
RA
RD
Autoselect
5555H
AAH
2AAAH
55H
5555H
90H
00H
40H
01H
01H(1)
A1H(2)
Byte
Program
5555H
AAH
2AAAH
55H
5555H
A0H
PA
PD(4)
Chip Erase
5555H
AAH
2AAAH
55H
5555H
80H
5555H
AAH
2AAAH
55H
5555H
10H
Sector Erase
5555H
AAH
2AAAH
55H
5555H
80H
5555H
AAH
2AAAH
55H
PA(3)
30H
Decoding Mode
CE
OE
WE
A0
A1
A9
I/O
Chip Erase Cycle
The V29C51001T/V29C51001B features a chip-
erase operation. The chip erase operation is
initiated by using a specific six-bus-cycle
sequence: two unlock program cycles, a setup
command, two additional unlock program cycles,
and the chip erase command (see Table 2).
The chip erase operation is performed
sequentially, one sector at a time. When the
automated on chip erase algorithm is requested
with the chip erase command sequence, the device
automatically programs and verifies the entire
memory array for an all zero pattern prior to erasure
The automatic erase begins on the rising edge of
the last WE or CE pulse in the command sequence
and terminates when the data on DQ7 is “1”.
Program Cycle Status Detection
There are two methods for determining the state
of the V29C51001T/V29C51001B during a
program (erase/program) cycle: DATA Polling
(I/O7) and Toggle Bit (I/O6).
DATA Polling (I/O7)
The V29C51001T/V29C51001B features DATA
polling to indicate the end of a program cycle.
When the device is in the program cycle, any
attempt to read the device will received the
complement of the loaded data on I/O7. Once the
program cycle is completed, I/O7 will show true
data, and the device is then ready for the next
cycle.
Toggle Bit (I/O6)
The V29C51001T/V29C51001B also features
another method for determining the end of a
program cycle. When the device is in the program
cycle, any attempt to read the device will result in
l/O6 toggling between 1 and 0. Once the program is
completed, the toggling will stop. The device is then
ready for the next operation. Examining the toggle
bit may begin at any time during a program cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| V300A3V3C364BL | 1-OUTPUT 264 W DC-DC REG PWR SUPPLY MODULE |
| V300A48C500A3L | 1-OUTPUT 500 W DC-DC REG PWR SUPPLY MODULE |
| V300A48C500A3S | 1-OUTPUT 500 W DC-DC REG PWR SUPPLY MODULE |
| V300A5T200A2 | 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE |
| V300A5M200A | 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| V29C51001B-70P | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-70T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-90J | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-90P | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-90T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復。