參數(shù)資料
型號(hào): UT7C139C55WPA
英文描述: x9 Dual-Port SRAM
中文描述: X9熱賣雙端口SRAM
文件頁數(shù): 11/21頁
文件大?。?/td> 272K
代理商: UT7C139C55WPA
11
Address
CE
R/W
Data in
t
WC
t
SCE
t
AW
t
PWE
t
SA
t
SD
DATA
VALID
t
HA
t
LZWE
t
HD
t
HZWE
HIGH
IMPEDANCE
Figure 4b. Write Cycle 2: R/W Three-States Data I/Os (Either Port)
Assumptions:
1.
The internal write time of memory is defined by the overlap of CE
LOW and R/W LOW. Both signals must be LOW to initialize a write,
and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the sig-
nal that terminates the write.
2. R/W must be HIGH during all address transactions.
3. Data I/O pins enter high impedance even if OE is held LOW during
write.
Data out
t
WHWL
相關(guān)PDF資料
PDF描述
UT7C139C55WPC x9 Dual-Port SRAM
UT7C139C55WPX x9 Dual-Port SRAM
UT7M628-70PBH x16 ROM (Mask Programmable)
UT7M628-70PBR AMD TURION 64
UT7M628-70PCH x16 ROM (Mask Programmable)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UT7C139C55WPC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
UT7C139C55WPX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
UT7Q512 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:512K x 8 SRAM
UT7Q512-100UCA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
UT7Q512-100UCC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM