
USB2.0 ATA/ATAPI Controller with PD-DRM
Datasheet
SMSC USB2005
11
Revision 0.2 (06-07-05)
DATASHEET
Full Speed USB
Data
FS-
FS+
IO-U
These pins connect to the USB- and USB+
pins through
31.6
ohm series resistors.
MEMORY/IO INTERFACE
Memory Data Bus
MD[7:0]
IO12PU
When ROMEN=0, these signals are used to
transfer data between the internal CPU and the
external program memory. When ROMEN=1, a
weak internal pull up is activated to prevent
these pins from floating.
Memory Address
Bus
MA[15:0]
O12
These signals address memory locations within
the external memory.
Memory Write Strobe
nMWR
O12
Program Memory Write; active low
Memory Read
Strobe
nMRD
O12
Program Memory Read; active low
IO Read Strobe
nIOR
O12
XDATA space Read; active low
IO Write Strobe
nIOW
O12
XDATA space Write; active low
MISC
Crystal
Input/External Clock
Input
XTAL1/
CLKIN
ICLKx
12Mhz Crystal or external clock input.
This pin can be connected to one terminal of
the crystal or can be connected to an external
12Mhz clock when a crystal is not used.
Crystal Output
XTAL2
OCLKx
12Mhz Crystal
This is the other terminal of the crystal, or left
open when an external clock source is used to
drive XTAL1/CLKIN. It may not be used to
drive any external circuitry other than the
crystal circuit.
Clock Output
CLKOUT
O8
This pin produces a 30Mhz clock signal
independent of the processor clock divider. It is
held inactive and low whenever the internal
processor clock is stopped or is being obtained
from the ring oscillator.
Internal ROM Enable
ROMEN
IP
When left unconnected or tied high, the
USB97C202 uses the internal ROM for
program execution. When tied low, an external
program memory should be connected to the
memory/data bus. The state of this pin latched
internally on the rising edge of nRESET.
General Purpose I/O
GPIO[1:7]
IO20
These general purpose pins may be used
either as inputs, edge sensitive interrupt inputs,
or outputs. When using internal ROM mode,
these pins have the following assignments:
GPIO1: USB SUSPEND Indicator; active high
GPIO2: Optional Serial EEPROM (93LC56
type) Chip Select
GPIO3: USB VBUS Detect Input (can be used
to force the IDE interface to high impedance
state)
GPIO4: Optional Serial EEPROM Data In/Out
GPIO5: ATA Drive Reset
GPIO6: A16 control line for external program
Flash memory when using firmware upgrade
capability (external ROM operation only)
GPIO7: Optional Serial EEPROM Clock output
Table 5.1 USB2005 Pin Descriptions (continued)