
CHAPTER 7 TIMER ARRAY UNIT
User’s Manual U17894EJ9V0UD
231
7.2 Configuration of Timer Array Unit
The timer array unit includes the following hardware.
Table 7-1. Configuration of Timer Array Unit
Item
Configuration
Timer/counter
Timer counter register 0n (TCR0n)
Register
Timer data register 0n (TDR0n)
Timer input
TI00 to TI07 pins, RxD3 pin (for LIN-bus)
Timer output
TO00 to TO07 pins, output controller
<Registers of unit setting block>
Peripheral enable register 0 (PER0)
Timer clock select register 0 (TPS0)
Timer channel enable status register 0 (TE0)
Timer channel start register 0 (TS0)
Timer channel stop register 0 (TT0)
Timer input select register 0 (TIS0)
Timer output enable register 0 (TOE0)
Timer output register 0 (TO0)
Timer output level register 0 (TOL0)
Timer output mode register 0 (TOM0)
Control registers
<Registers of each channel>
Timer mode register 0n (TMR0n)
Timer status register 0n (TSR0n)
Input switch control register (ISC) (channel 7 only)
Noise filter enable register 1 (NFEN1)
Port mode registers 0, 1, 3, 4, 13, 14 (PM0, PM1, PM3, PM4, PM13, PM14)
Port registers 0, 1, 3, 4, 13, 14 (P0, P1, P3, P4, P13, P14)
Remark
n: Channel number (n = 0 to 7)
Figure 7-1 shows the block diagram.