![](http://datasheet.mmic.net.cn/190000/UPD789304GK-XXX-9ET_datasheet_14990907/UPD789304GK-XXX-9ET_302.png)
CHAPTER 22
ELECTRICAL SPECIFICATIONS
User’s Manual U14800EJ3V0UD
302
LCD Characteristics (TA = –40 to +85
°C, VDD = 1.8 to 5.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
GAIN = 1
0.84
1.0
1.165
V
LCD output voltage
variation range
VLCD2
C1 to C4
Note 1
= 0.47
F
GAIN = 0
1.26
1.5
1.74
V
Doubler output
VLCD1
C1 to C4
Note 1 = 0.47
F
2 VLCD2– 0.1
2.0 VLCD2
V
Tripler output
VLCD0
C1 to C4
Note 1 = 0.47
F
3 VLCD2– 0.15
3.0 VLCD2
V
GAIN = 0
1.8
≤ VDD ≤ 5.5 V
0.5
s
5.0
≤ VDD ≤ 5.5 V
2.0
s
4.5
≤ VDD < 5.0 V
1.0
s
Voltage boost wait time
Note 2
tVAWAIT
GAIN = 1
1.8
≤ VDD < 4.5 V
0.5
s
LCD output voltage
differential
Note 3 (common)
VODC
IO =
±5
A
0
±0.2
V
LCD output voltage
differential
Note 3 (segment)
VODS
IO =
±1
A
0
±0.2
V
Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.
C1: Capacitor connected between CAPH and CAPL
C2: Capacitor connected between VLC0 and VSS
C3: Capacitor connected between VLC1 and VSS
C4: Capacitor connected between VLC2 and VSS
2. This is the wait time from when voltage boost is started (VAON0 = 1) until display is enabled (LCDON0
= 1).
3. The voltage differential is the difference between the segment and common signal output’s actual and
ideal output voltages.
Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = –40 to +85
°C)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Data retention power supply voltage VDDDR
1.8
5.5
V
Release signal set time
tSREL
0
s
Oscillation Stabilization Wait Time (TA = –40 to +85
°C, VDD = 1.8 to 5.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Release by RESET
2
15
/fX
s
Oscillation stabilization wait
time
Note 1 (ceramic/crystal
oscillation)
tWAIT
Release by interrupt
Note 2
s
Release by RESET
2
7
/fCC
s
Oscillation stabilization wait
time (RC oscillation)
tWAIT
Release by interrupt
2
7
/fCC
s
Notes 1. Use a resonator whose oscillation stabilizes within the oscillation stabilization wait time.
2. Selection of 2
12/fX, 215/fX, or 217/fX is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation
stabilization time select register (OSTS).
Remarks 1. fX:
Main system clock oscillation frequency (ceramic/crystal oscillation)
2. fCC:
Main system clock oscillation frequency (RC oscillation)