![](http://datasheet.mmic.net.cn/370000/UPD784915A_datasheet_16743933/UPD784915A_68.png)
μ
PD784915A, 784916A
68
AC Characteristics
CPU and peripheral circuit operation clock (T
A
= –10 to +70
°
C, V
DD
= AV
DD
= 4.5 to 5.5 V, V
SS
= AV
SS
= 0 V)
Parameter
Symbol
Condition
TYP.
Unit
CPU operation clock cycle time
t
CLK
f
XX
= 16 MHz
V
DD
= AV
DD
= 4.0 to 5.5 V
125
ns
CPU Function only
f
XX
= 16 MHz
f
XX
= 8 MHz
low-frequency oscillation mode
(Bit 7 of CC = 1)
Peripheral operation clock cycle time
t
CLK1
f
XX
= 16 MHz
125
ns
f
XX
= 8MHz
low-frequency oscillation mode
(Bit 7 of CC = 1)
Serial interface
(1) SIOn: n = 1 or 2 (T
A
= –10 to +70
°
C, V
DD
= AV
DD
= 4.5 to 5.5 V, V
SS
= AV
SS
= 0 V)
Parameter
Symbol
Condition
MIN.
MAX.
Unit
Serial clock cycle time
t
CYSK
Input
External clock
1.0
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
Output
f
CLK1
/8
1.0
f
CLK1
/16
2.0
f
CLK1
/32
4.0
f
CLK1
/64
8.0
f
CLK1
/128
16
f
CLK1
/256
32
Serial clock high- and low-level widths
t
WSKH
Input
External clock
420
ns
t
WSKL
Output
Internal clock
t
CYSK
/2 – 50
ns
SIn setup time (vs. SCKn
↑
)
SIn hold time (vs. SCKn
↑
)
SOn output delay time (vs. SCKn
↓
)
t
SSSK
100
ns
t
HSSK
400
ns
t
DSSK
0
300
ns
Remarks 1.
f
CLK1
: operating clock of peripheral circuit (8 MHz)
2.
n = 1 or 2
(2) SIO2 only (T
A
= –10 to +70
°
C, V
DD
= AV
DD
= 4.5 to 5.5 V, V
SS
= AV
SS
= 0 V)
Parameter
Symbol
Condition
MIN.
MAX.
Unit
SCK2(8)
↑→
STBR
↑
t
DSTRB
t
WSKH
t
CYSK
Strobe high-level width
t
WSTRB
t
CYSK
– 30
t
CYSK
+ 30
ns
BUSY setup time
t
SBUSY
100
ns
(vs. BUSY detection timing)
BUSY hold time
t
HBUSY
100
ns
(vs. BUSY detection timing)
BUSY inactive
→
SCK2(1)
↓
t
LBUSY
t
CYSK
+ t
WSKH
Remarks 1.
The value in ( ) following SCK2 indicates the number of SCK2.
2.
BUSY is detected after the time (n+2) x t
CYSK
(n = 0, 1, and so on) has elapsed relative to SCK2 (8)
↑
.
3.
BUSY inactive
→
SCK2 (1)
↓
is the value when data write to SIO2 has been completed.