- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384046 > UPD784031GC-3B9 (NEC Corp.) 16/8-BIT SINGLE-CHIP MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | UPD784031GC-3B9 |
| 廠商： | NEC Corp. |
| 英文描述： | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| 中文描述： | 16/8-BIT單片機 |
| 文件頁數(shù)： | 40/90頁 |
| 文件大小： | 377K |
| 代理商： | UPD784031GC-3B9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
μ
PD784031
40
(1) Three-wire serial I/O mode
This mode is designed for communication with a device incorporating a conventional synchronous serial interface.
Basically, three lines are used for communication: the serial clock line (SCK0) and serial data lines (SI0 and SO0).
In general, a handshake line is required to check the state of communication.
(2) Two-wire serial I/O mode
In this mode, 8-bit data is transferred using two lines: the serial clock line (SCL) and serial data bus (SDA).
In general, a handshake line is required to check the communication state.
8.9 Edge Detection Function
The interrupt input pins (NMI, INTP0-INTP5) are used to apply not only interrupt requests but also trigger signals
for the built-in circuits. As these pins are triggered by an edge (rising or falling) of an input signal, a function for edge
detection is incorporated. Moreover, a noise suppression function is provided to prevent erroneous edge detection
caused by noise.
Note
INTP0 is used for sampling clock selection.
Pin
Detectable edge
Noise suppression method
NMI
Rising edge or falling edge
Analog delay
INTP0-INTP3
Rising edge or falling edge, or both edges
Clock sampling
Note
INTP4, INTP5
Analog delay
8.10 Watchdog Timer
A watchdog timer is incorporated for CPU runaway detection. The watchdog timer, if not cleared by software within
a specified interval, generates a nonmaskable interrupt. Furthermore, once watchdog timer operation is enabled,
it cannot be disabled by software. The user can specify whether priority is placed on an interrupt based on the
watchdog timer or on an interrupt based on the NMI pin.
Figure 8-13. Block Diagram of Watchdog Timer
f
CLK
/2
21
f
CLK
INTWDT
f
CLK
/2
20
f
CLK
/2
19
f
CLK
/2
17
Timer
Clear signal
S
相關PDF資料 |
PDF描述 |
|---|---|
| UPD784031GC-8BT | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784031GK-BE9 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784031GCA-3B9 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784031 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784031A | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD784031GC-8BT-A | 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT/16BIT 78K4 CISC ROMLESS 3.3V/5V 80PQFP - Trays 制造商:Renesas Electronics 功能描述:16 制造商:Renesas Electronics 功能描述:16 Cut Tape |
| UPD784031GK-9EU-A | 制造商:Renesas Electronics Corporation 功能描述:16BIT K4 ROMLESS - Bulk |
| UPD784031YGC-8BT | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784031YGC-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784031YGK-9EU | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。