- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383983 > UPD77110GC (NEC Corp.) 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD77110GC |
| 廠商： | NEC Corp. |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 16位定點(diǎn)數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 36/80頁(yè) |
| 文件大小： | 451K |
| 代理商： | UPD77110GC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Data Sheet U12801EJ4V0DS00
36
μ
PD77110, 77111, 77112
Instruction Set
Instructions Simultaneously Written
Flag
Instruc-
tion
Instruction
Name
Mnemonic
Operation
Trino-
mial
Bino-
mial
Unino-
minal
Load/
store
Trans-
fer
Imme-
diate-
value
Bran-
ch
Loop
Cont-
rol
OV
Multiply add
ro = ro + rh * rh
′
ro
←
ro + rh * rh
′
{
Multiply sub
ro = ro
rh * rh
′
ro
←
ro
rh * rh
′
{
Sign unsign
multiply add
ro = ro + rh * rl
(rl is in positive integer
format.)
ro
←
ro + rh * rl
{
Unsign unsign
multiply add
ro = ro + rl * rl
′
(rl and rl’ are in positive
integer format.)
ro
←
ro + rl * rl
′
{
1-bit shift
multiply add
ro = (ro>>1) + rh * rh
′
ro
←
ro
2
+ rh * rh
′
{
Trinomial
operation
16-bit shift
multiply add
ro = (ro>>16) + rh * rh
′
ro
←
ro
2
16
+ rh * rh
′
{
z
Multiply
ro = rh * rh
′
ro
←
rh * rh
′
{
z
Add
ro
″
= ro + ro
′
ro
″
←
ro + ro
′
{
Immediate add
ro
′
= ro + imm
ro
′
←
ro + imm
(where imm
≠
1)
Sub
ro
″
= ro
ro
′
ro
″
←
ro
ro
′
{
Immediate sub
ro
′
= ro
imm
ro
←
ro
imm
(where imm
≠
1)
Arithmetic right
shift
ro
′
= ro SRA rl
ro
′
←
ro >> rl
{
z
Immediate
arithmetic right
shift
ro
′
= ro SRA imm
ro
′
←
ro >> imm
z
Logical right
shift
ro
′
= ro SRL rl
ro
′
←
ro >> rl
{
z
Immediate
logical right
shift
ro
′
= ro SRL imm
ro
′
←
ro >> imm
z
Logical left shift ro
′
= ro SLL rl
ro
′
←
ro << rl
{
z
Immediate
logical left shift
ro
′
= ro SLL imm
ro
′
←
ro << imm
z
AND
ro
″
= ro & ro
′
ro
″
←
ro & ro
′
{
z
Immediate
AND
ro
′
= ro & imm
ro
′
←
ro & imm
z
OR
ro
″
= ro
ro
′
ro
″
←
ro
ro
′
{
z
Immediate OR
ro
′
= ro
imm
ro
′
←
ro
imm
z
Exclusive OR
ro
″
= ro
∧
ro
′
ro
″
←
ro
∧
ro
′
{
z
Binomial
operation
Immediate
exclusive OR
ro
′
= ro
∧
imm
ro
′
←
ro
∧
imm
z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD77111GK | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77110 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77111 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77112 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| UPD77112GC | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7759C | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD780023AGB-G43-8EU-X3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGB-G44-8EU-E3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGC-107-8BS-A | 制造商:Renesas Electronics Corporation 功能描述:NECUPD780023AGC-107-8BS-A MASK ROM DEVIC |
| UPD780023AGK-C74-9ET-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。