
User’s Manual U17790EJ2V0UD
10
4.3.9
Port 9 .......................................................................................................................................130
4.3.10
Port CD ....................................................................................................................................138
4.3.11
Port CM ...................................................................................................................................139
4.3.12
Port CS ....................................................................................................................................141
4.3.13
Port CT ....................................................................................................................................143
4.3.14
Port DH ....................................................................................................................................145
4.3.15
Port DL ....................................................................................................................................147
4.4
Block Diagrams..................................................................................................................... 150
4.5
Port Register Settings When Alternate Function Is Used ................................................ 187
4.6
Cautions ................................................................................................................................ 197
4.6.1
Cautions on setting port pins ...................................................................................................197
4.6.2
Cautions on bit manipulation instruction for port n register (Pn)...............................................200
4.6.3
Cautions on on-chip debug pins...............................................................................................201
4.6.4
Cautions on P05/INTP2/DRST pin...........................................................................................201
4.6.5
Cautions on P53 pin when power is turned on.........................................................................201
4.6.6
Hysteresis characteristics ........................................................................................................201
CHAPTER 5 BUS CONTROL FUNCTION .......................................................................................... 202
5.1
Features................................................................................................................................. 202
5.2
Bus Control Pins................................................................................................................... 203
5.2.1
Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed...............203
5.2.2
Pin status in each operation mode...........................................................................................203
5.3
Memory Block Function....................................................................................................... 204
5.4
External Bus Interface Mode Control Function ................................................................. 205
5.5
Bus Access ........................................................................................................................... 206
5.5.1
Number of clocks for access....................................................................................................206
5.5.2
Bus size setting function ..........................................................................................................206
5.5.3
Access by bus size ..................................................................................................................207
5.6
Wait Function ........................................................................................................................ 214
5.6.1
Programmable wait function ....................................................................................................214
5.6.2
External wait function...............................................................................................................215
5.6.3
Relationship between programmable wait and external wait ................................................... 216
5.6.4
Programmable address wait function.......................................................................................217
5.7
Idle State Insertion Function ............................................................................................... 218
5.8
Bus Hold Function................................................................................................................ 219
5.8.1
Functional outline.....................................................................................................................219
5.8.2
Bus hold procedure..................................................................................................................220
5.8.3
Operation in power save mode ................................................................................................220
5.9
Bus Priority ........................................................................................................................... 221
5.10
Bus Timing ............................................................................................................................ 222
CHAPTER 6 CLOCK GENERATION FUNCTION .............................................................................. 228
6.1
Overview................................................................................................................................ 228
6.2
Configuration ........................................................................................................................ 229
6.3
Registers ............................................................................................................................... 231
6.4
Operation............................................................................................................................... 236
6.4.1
Operation of each clock ...........................................................................................................236
6.4.2
Clock output function ...............................................................................................................236
6.5
PLL Function......................................................................................................................... 237