- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383982 > UPD70F3134AY (NEC Corp.) 32-Bit Single-Chip Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | UPD70F3134AY |
| 廠商： | NEC Corp. |
| 英文描述： | 32-Bit Single-Chip Microcontrollers |
| 中文描述： | 32位單芯片微控制器 |
| 文件頁數(shù)： | 35/99頁 |
| 文件大?。?/td> | 528K |
| 代理商： | UPD70F3134AY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
CHAPTER 3 SPECIFICATIONS OF PCI HOST BRIDGE MACRO
Application Note U17121EJ1V1AN
35
3.4 Registers
The registers of the PCI host bridge macro are listed below. The bit width of all registers is 32 bits.
The offset address of each register is the offset value from the base address in the area in which the
I_CPU_CS0_B pin becomes active.
Offset Address
Register Name
R/W
Function
00H
PCI_CONFIG_DATA
R/W
PCI configuration register access data setting
04H
PCI_CONFIG_ADD
R/W
PCI configuration register access address setting
08H
PCI_CONTROL
R/W
PCI bus control
0CH
Reserved
10H
PCI_IO_BASE
R/W
Sets base address of PCI bus I/O space accessed from PCI I/O
area on CPU memory map
14H
PCI_MEM_BASE
R/W
Sets base address of PCI bus memory space accessed from PCI
memory area on CPU memory map
18H
PCI_INT_CTL
R/W
PCI error interrupt control
1CH
PCI_ERR_ADD
R
PCI error generation address retention
20H to 3FH
Reserved
40H
SYSTEM_MEM_BASE
R/W
Sets base address of system memory area mapped to PCI bus
memory space
44H
SYSTEM_MEM_RANGE
R/W
Sets range of system memory area mapped to PCI bus memory
space
48H
SDRAM_CTL
R/W
SDRAM access control
4CH to FFH
Reserved
3.4.1 PCI_CONFIG_DATA register
After reset: Undefined R/W Offset address: 00H
31
0
CDATA
Bit Name
R/W
Function
CDATA
R/W
PCI configuration register write access is executed by writing data to this field, and the data written
to this field is written to the access target register.
PCI configuration register read access is executed by reading this field, and the data of the access
target register is read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD70F3134AYF1-EN4 | 32-Bit Single-Chip Microcontrollers |
| UPD70F3134AYGJ-UEN | 32-Bit Single-Chip Microcontrollers |
| UPD71088C-10 | System Bus Controller |
| UPD71088C-8 | System Bus Controller |
| UPD71088G-8 | System Bus Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70F3134AYF1-EN4 | 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers |
| UPD70F3134AYGJ-UEN | 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers |
| UPD70F3134BYGJ-UEN-A | 制造商:Renesas Electronics 功能描述:Cut Tape 制造商:Renesas 功能描述:MCU 32-bit V850E RISC 512KB Flash 3.3V 144-Pin LQFP |
| UPD70F3134GJ-UEN | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3134GJ-UEN-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。