![](http://datasheet.mmic.net.cn/370000/UPD70F3116A_datasheet_16743820/UPD70F3116A_817.png)
APPENDIX D REVISION HISTORY
User’s Manual U14492EJ5V0UD
817
(4/13)
Edition
Major Revision from Previous Edition
Applied to:
Addition of
Caution
, modification of bit names and bit descriptions, and addition of
Figures
9-9 to 9-14 in 9.1.4 (6) PWM software timing output registers 0, 1 (PSTO0, PSTO1)
Addition of
Remark
in
9.1.5 Operation
Addition of
Remark
in
Figure 9-30 Operation Timing in PWM Mode 2 (Sawtooth Wave)
Modification of
Figure 9-45 Block Diagram of Timer 1
Modification of bit names and addition of
Caution
in bit description in
9.2.4 (3) Timer
control registers 10, 11 (TMC10, TMC11)
Modification of bit description in
9.2.4 (5) Signal edge selection registers 10, 11
(SESA10, SESA11)
Modification of bit names in
9.2.4 (7) Status registers 0, 1 (STATUS0, STATUS1)
Modification of description in
Table 9-8 Timer 2 Configuration List
Addition of
Table 9-9 Capture/Compare Operation Sources
Addition of
Table 9-10 Output Level Sources During Timer Output
Modification of
Figure 9-62 Block Diagram of Timer 2
Addition of
Caution
in
9.3.3 (3) Timer 2 sub-channel n main capture/compare register
(CVPEn0) (n = 1 to 4)
Addition of
Caution
in
9.3.3 (4) Timer 2 sub-channel n sub capture/compare register
(CVSEn0) (n = 1 to 4)
Modification of description on bits that can be manipulated in
9.3.4 (2) Timer 2 clock stop
register 0 (STOPTE0)
Modification of description on bits that can be manipulated in
9.3.4 (3) Timer 2 count
clock/control edge selection register 0 (CSE0)
Modification of description on bits that can be manipulated in
9.3.4 (4) Timer 2 sub-
channel input event edge selection register 0 (SESE0)
Modification of description on bits that can be manipulated, addition of
Caution
, and
addition of
Caution
in bit description in
9.3.4 (5) Timer 2 time base control register 0
(TCRE0)
Modification of description on bits that can be manipulated in
9.3.4 (6) Timer 2 output
control register 0 (OCTLE0)
Addition of
Caution
in bit description in
9.3.4 (8) Timer 2 sub-channel 1, 2
capture/compare control register (CMSE120)
Addition of
Caution
in bit description in
9.3.4 (9) Timer 2 sub-channel 3, 4
capture/compare control register (CMSE340)
Modification of description on bits that can be manipulated and modification of initial value
in
9.3.4 (10) Timer 2 time base status register 0 (TBSTATE0)
Modification of description on bits that can be manipulated in
9.3.4 (11) Timer 2
capture/compare 1 to 4 status register 0 (CCSTATE0)
Modification of description on bits that can be manipulated in
9.3.4 (12) Timer 2 output
delay register 0 (ODELE0)
Modification of
Caution
in
9.4.3 (1) (a) Selection of the external count clock
Addition of
Caution
and modification of bit names in
9.4.4 (2) Timer control register 30
(TMC30)
2nd
edition
Addition of
Caution
in
9.4.5 (1) Count operation
CHAPTER 9
TIMER/COUNTER
FUNCTION (REAL-
TIME PULSE UNIT)