![](http://datasheet.mmic.net.cn/370000/UPD70F3114GF-3BA-A_datasheet_16743813/UPD70F3114GF-3BA-A_107.png)
CHAPTER 6 DMA FUNCTIONS (DMA CONTROLLER)
107
User’s Manual U15195EJ5V0UD
6.3 Control Registers
6.3.1 DMA source address registers 0 to 3 (DSA0 to DSA3)
These registers are used to set the DMA source addresses (28 bits each) for DMA channel n (n = 0 to 3). They
are divided into two 16-bit registers, DSAnH and DSAnL.
Since these registers are configured as 2-stage FIFO buffer registers, a new source address for DMA transfer can
be specified during DMA transfer. (Refer to
6.8 Next Address Setting Function
.) In this case, if a new DSAn
register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally,
and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register
has been set to 1 (n = 0 to 3).
(1) DMA source address registers 0H to 3H (DSA0H to DSA3H)
These registers can be read/written in 16-bit units.
Be sure to set bits 14 to 12 to 0. If they are set to 1, the operation is not guaranteed.
Cautions 1. When setting an address of an on-chip peripheral I/O register for the source address, be
sure to specify an address between FFFF000H and FFFFFFFH. An address of the on-
chip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.
2. Do not set the DSAnH register while DMA is suspended.
15
14
13
12
11
10
9
8
7
6
IR
DSA0H
Address
FFFFF082H
After reset
Undefined
0
0
0
SA27
SA26
SA25
SA24
SA23
SA22
5
SA21
4
SA20
3
SA19
2
SA18
1
SA17
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SA16
IR
DSA1H
Address
FFFFF08AH
After reset
Undefined
0
0
0
SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16
IR
DSA2H
Address
FFFFF092H
After reset
Undefined
0
0
0
SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16
IR
DSA3H
Address
FFFFF09AH
After reset
Undefined
0
0
0
SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16
Bit position
Bit name
Function
15
IR
Specifies the DMA source address.
0: External memory, on-chip peripheral I/O
1: Internal RAM
11 to 0
SA27 to
SA16
Sets the DMA source addresses (A27 to A16). During DMA transfer, it stores the next
DMA transfer source address.