- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383981 > UPD44164182F5-E50-EQ1 (NEC Corp.) 18M-BIT DDRII SRAM 2-WORD BURST OPERATION PDF資料下載
參數(shù)資料
| 型號： | UPD44164182F5-E50-EQ1 |
| 廠商： | NEC Corp. |
| 英文描述： | 18M-BIT DDRII SRAM 2-WORD BURST OPERATION |
| 中文描述： | 1800萬位的SRAM 2條DDRII字爆發(fā)運作 |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 282K |
| 代理商： | UPD44164182F5-E50-EQ1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
17
Data Sheet M15821EJ7V2DS
μ
PD44164082, 44164182, 44164362
JTAG Specification
These products support a limited set of JTAG functions as in IEEE standard 1149.1.
Test Access Port (TAP) Pins
Pin name
Pin assignments
Description
TCK
2R
Test Clock Input. All input are captured on the rising edge of TCK and all outputs
propagate from the falling edge of TCK.
TMS
10R
Test Mode Select. This is the command input for the TAP controller state machine.
TDI
11R
Test Data Input. This is the input side of the serial registers placed between TDI and
TDO. The register placed between TDI and TDO is determined by the state of the TAP
controller state machine and the instruction that is currently loaded in the TAP instruction.
Test Data Output. Output changes in response to the falling edge of TCK. This is the
output side of the serial registers placed between TDI and TDO.
TDO
1R
Remark
The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high
for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.
JTAG DC Characteristics (T
A
= 0 to 70°C, V
DD
= 1.8 ± 0.1 V, unless otherwise noted)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Note
JTAG Input leakage current
I
LI
0 V
≤
V
IN
≤
V
DD
–5.0
–
+5.0
μ
A
JTAG I/O leakage current
I
LO
0 V
≤
V
IN
≤
V
DD
Q,
–5.0
–
+5.0
μ
A
Outputs disabled
JTAG input high voltage
V
IH
1.3
–
V
DD
+ 0.3
V
JTAG input low voltage
V
IL
–0.3
–
+0.5
V
JTAG output high voltage
V
OH1
| I
OHC
| = 100
μ
A
1.6
–
–
V
V
OH2
| I
OHT
| = 2 mA
1.4
–
–
V
JTAG output low voltage
V
OL1
I
OLC
= 100
μ
A
–
–
0.2
V
V
OL2
I
OLT
= 2 mA
–
–
0.4
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD44164362F5-E50-EQ1 | 18M-BIT DDRII SRAM 2-WORD BURST OPERATION |
| UPD44164082F5-E60-EQ1 | 18M-BIT DDRII SRAM 2-WORD BURST OPERATION |
| UPD44164182F5-E60-EQ1 | 18M-BIT DDRII SRAM 2-WORD BURST OPERATION |
| UPD44324184F5-E50-EQ2 | 36M-BIT DDRII SRAM 4-WORD BURST OPERAT |
| UPD444004LLE-A10 | 4M-BIT CMOS FAST SRAM 1M-WORD BY 4-BIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD44164362F5-E60-EQ1ES | 制造商:NEC Electronics Corporation 功能描述: |
| UPD44165092BF5-E40-EQ3-A | 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays |
| UPD44165094BF5-E40-EQ3-A | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA |
| UPD44165362BF5-E40-EQ3 | 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays |
| UPD44165362BF5-E40-EQ3-A | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。