- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383981 > UPD3768D (NEC Corp.) 7500 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR PDF資料下載
參數(shù)資料
| 型號： | UPD3768D |
| 廠商： | NEC Corp. |
| 英文描述： | 7500 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| 中文描述： | 7500像素× 3彩色CCD線性圖像傳感器 |
| 文件頁數(shù)： | 4/24頁 |
| 文件大小： | 185K |
| 代理商： | UPD3768D |
Data Sheet S15418EJ2V0DS
4
μ
PD3768
ABSOLUTE MAXIMUM RATINGS (T
A
=
+
25
°
C)
Parameter
Symbol
Ratings
Unit
Output drain voltage
V
OD
0.3 to
+
12
0.3 to
+
8
V
Shift register clock voltage
V
φ
1
, V
φ
2
V
Last gate shift register clock voltage
V
φ
2L
0.3 to
+
8
V
Reset gate clock voltage
V
φ
R
0.3 to
+
8
V
Clamp clock voltage
V
φ
CP
0.3 to
+
8
V
Transfer gate clock voltage
V
φ
TG1
to V
φ
TG3
0.3 to
+
8
V
Operating ambient temperature
Note
T
A
25 to
+
60
°
C
Storage temperature
T
stg
40 to
+
100
°
C
Note
Use at the condition without dew condensation.
Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any
parameter. That is, the absolute maximum ratings are rated values at which the product is on the
verge of suffering physical damage, and therefore the product must be used under conditions that
ensure that the absolute maximum ratings are not exceeded.
RECOMMENDED OPERATING CONDITIONS (T
A
=
+
25
°
C)
Parameter
Symbol
Min.
Typ.
Max.
Unit
Output drain voltage
V
OD
9.5
10.0
10.5
V
Shift register clock high level
V
φ
1H
, V
φ
2H
4.5
5.0
5.5
V
Shift register clock low level
V
φ
1L
, V
φ
2L
0.3
0
+
0.5
V
Last gate shift register clock high level
V
φ
2LH
4.5
5.0
5.5
V
Last gate shift register clock low level
V
φ
2LL
0.3
0
+
0.5
V
Reset gate clock high level
V
φ
RH
4.5
5.0
5.5
V
Reset gate clock low level
V
φ
RL
0.3
0
+
0.5
V
Clamp clock high level
V
φ
CPH
4.5
5.0
5.5
V
Clamp clock low level
V
φ
CPL
0.3
0
+
0.5
V
Transfer gate clock high level
V
φ
TG1H
to V
φ
TG3H
4.5
V
φ
1H
Note
V
φ
1H
Note
V
Transfer gate clock low level
V
φ
TG1L
to V
φ
TG3L
0.3
0
+
0.5
V
Data rate
2f
φ
R
1
2
44
MHz
Note
When Transfer gate clock high level (V
φ
TG1H
to V
φ
TG3H
) is higher than Shift register clock high level (V
φ
1H
),
Image lag can increase.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD3794 | 2700 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD3794CY | 2700 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD3798CY | 5348 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD3798 | 5348 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD3799 | 5300 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD3777 | 制造商:NEC 制造商全稱:NEC 功能描述:5400 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD3777CY | 制造商:NEC 制造商全稱:NEC 功能描述:5400 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD3778 | 制造商:NEC 制造商全稱:NEC 功能描述:10600 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| uPD3778CY | 制造商:Renesas Electronics 功能描述:Color 10600x3Pixels CCD |
| UPD3788 | 制造商:NEC 制造商全稱:NEC 功能描述:7300 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。