參數(shù)資料
型號: UPD178P018AKK
廠商: NEC Corp.
元件分類: 8位微控制器
英文描述: 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
中文描述: 8位微控制器與2/4/8K字節(jié)在系統(tǒng)可編程閃存
文件頁數(shù): 17/60頁
文件大小: 325K
代理商: UPD178P018AKK
μ
PD178P018A
17
(1) Read mode
Read mode is set if CE = L and OE = L are set.
(2) Output disable mode
Data output becomes high-impedance, and is in the output disable mode, if OE = H is set.
Therefore, it allows data to be read from any device by controlling the OE pin, if multiple
μ
PD178P018As are
connected to the data bus.
(3) Standby mode
Standby mode is set if CE = H is set.
In this mode, data outputs become high-impedance irrespective of the OE status.
(4) Page data latch mode
Page data latch mode is set if CE = H, PGM = H, and OE = L are set at the beginning of page write mode.
In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.
(5) Page write mode
After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed
by applying a 0.1-ms program pulse (active low) to the PGM pin with CE = H and OE = H. Then, program
verification can be performed, if CE = L and OE = L are set.
If programming is not performed by a one-time program pulse, X times (X
10) write and verification operations
should be executed repeatedly.
(6) Byte write mode
Byte write is executed when a 0.1-ms program pulse (active low) is applied to the PGM pin with CE = L and OE
= H. Then, program verification can be performed if OE = L is set.
If programming is not performed by a one-time program pulse, X times (X
10) write and verification operations
should be executed repeatedly.
(7) Program verify mode
Program verify mode is set if CE = L, PGM = H, and OE = L are set.
In this mode, check if a write operation is performed correctly after the write.
(8) Program inhibit mode
Program inhibit mode is used when the OE pin, V
PP
pin, and D0 to D7 pins of multiple
μ
PD178P018As are
connected in parallel and a write is performed to one of those devices.
When a write operation is performed, the page write mode or byte write mode described above is used. At this
time, a write is not performed to a device which has the PGM pin driven high.
相關PDF資料
PDF描述
UPD2813C Clock And Radio Frequency Counter/Display Circuit CMOS LSI
UPD2845GR-E1 1 V, 1.3 mA, 94MHz PLL SYNTHESIZER LSI FOR PAGER SYSTEM
UPD2845GR-E2 1 V, 1.3 mA, 94MHz PLL SYNTHESIZER LSI FOR PAGER SYSTEM
UPD2845GR 1 V, 1.3 mA, 94MHz PLL SYNTHESIZER LSI FOR PAGER SYSTEM
UPD3739D 5000 PIXELS CCD LINEAR IMAGE SENSOR
相關代理商/技術參數(shù)
參數(shù)描述
UPD178P018AKK-T 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER
UPD178P018GC 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER
UPD178P018GC-3B9 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER
UPD178P018KK 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER
UPD178P018KK-T 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER