- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382708 > U632H64D1K25 NVRAM (EEPROM Based) PDF資料下載
參數(shù)資料
| 型號： | U632H64D1K25 |
| 英文描述： | NVRAM (EEPROM Based) |
| 中文描述： | NVRAM中（EEPROM的基礎） |
| 文件頁數(shù)： | 12/14頁 |
| 文件大?。?/td> | 155K |
| 代理商： | U632H64D1K25 |
12
November 01, 2001
U632H64
1.
2.
3.
4.
5.
6.
Read address
Read address
Read address
Read address
Read address
Read address
0000
1555
0AAA (hex) Valid READ
1FFF
(hex) Valid READ
10F0
(hex) Valid READ
0F0F
(hex) Initiate STORE
(hex) Valid READ
(hex) Valid READ
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the chip
will be disabled. It is important that READ cycles and
not WRITE cycles are used in the sequence, although it
is not necessary that G is LOW for the sequence to be
valid. After the t
STORE
cycle time has been fulfilled, the
SRAM will again be activated for READ and WRITE
operation.
Sorftware Nonvolatile RECALL
A RECALL cycle of the EEPROM data into the SRAM
is initiated with a sequence of READ operations in a
manner similar to the STORE initiation. To initiate the
RECALL cycle the following sequence of READ opera-
tions must be performed:
1.
2.
3.
4.
5.
6.
Read address
Read address
Read address
Read address
Read address
Read address
0000
1555
0AAA (hex) Valid READ
1FFF
(hex) Valid READ
10F0
(hex) Valid READ
0F0E
(hex) Initiate RECALL
(hex) Valid READ
(hex) Valid READ
Internally, RECALL is a two step procedure. First, the
SRAM data is cleared and second, the nonvolatile
information is transferred into the SRAM cells. The
RECALL operation in no way alters the data in the
EEPROM cells. The nonvolatile data can be recalled an
unlimited number of times.
HSB Nonvolatile STORE
The hardware controlled STORE Busy pin (HSB) is
connected to an open drain circuit acting as both input
and output to perform two different functions. When
driven LOW by the internal chip circuitry it indicates that
a STORE operation (initiated via any means) is in pro-
gress within the chip. When driven LOW by external cir-
cuitry for longer than t
w(H)S
, the chip will conditionally
initiate a STORE operation after t
dis(H)S
.
READ and WRITE operations that are in progress
when HSB is driven LOW (either by internal or external
circuitry) will be allowed to complete before the STORE
operation is performed, in the following manner.
After HSB goes LOW, the part will continue normal
SRAM operation for t
dis(H)S
. During t
dis(H)S
, a transition
on any address or control signal will terminate SRAM
operation and cause the STORE to commence.
Note that if an SRAM WRITE is attempted after HSB
has been forced LOW, the WRITE will not occur and
the STORE operation will begin immediately. HARD-
WARE-STORE-BUSY (HSB) is a high speed, low drive
capability bidirectional control line.
In order to allow a bank of U632H64s to perform syn-
chronized STORE functions, the HSB pin from a num-
ber of chips may be connected together. Each chip
contains a small internal current source to pull HSB
HIGH when it is not being driven LOW. To decrease the
sensitivity of this signal to noise generated on the PC
board, it may optionally be pulled to power supply via
an external resistor with a value such that the combi-
ned load of the resistor and all parallel chip connections
does not exceed I
HSBOL
at V
OL
(see Figure 1 and 2).
Only if HSB is to be connected to external circuits, an
external pull-up resistor should be used.
During any STORE operation, regardless of how it was
initiated, the U632H64 will continue to drive the HSB
pin LOW, releasing it only when the STORE is com-
plete.
Upon completion of a STORE operation, the part will be
disabled until HSB actually goes HIGH.
Hardware Protection
The U632H64 offers hardware protection against inad-
vertent STORE operation during low voltage condi-
tions. When V
CAP
< V
SWITCH
, all software or HSB initia-
ted STORE operations will be inhibited.
Preventing Automatic STORES
The
PowerStore
function can be disabled on the fly by
holding HSB HIGH with a driver capable of sourcing
15 mA at V
OH
of at least 2.2 V as it will have to over-
power the internal pull-down device that drives HSB
LOW at the onset of an
PowerStore
for 50 ns.
When the U632H64 is connected for
PowerStore
ope-
ration (see Figure 1) and V
CCX
crosses V
SWITCH
on the
way down, the U632H64 will attempt to pull HSB LOW;
if HSB does not actually get below V
IL
, the part will stop
trying to pull HSB LOW and abort the
PowerStore
attempt.
Disabeling Automatic STORES
If the
PowerStore
function is not required, then V
CAP
should be tied directly to the power supply and V
CCX
should by tied to ground. In this mode, STORE opera-
tion may be triggered through software control or the
HSB pin. In either event, V
CAP
(Pin 1) must always
have a proper bypass capacitor connected to it
(Figure 2).
相關PDF資料 |
PDF描述 |
|---|---|
| U632H64D1K35 | HIGH PERFORMANCE CMOS DUAL OP-AMPS |
| U632H64D1K45 | NVRAM (EEPROM Based) |
| U632H64DC25 | NVRAM (EEPROM Based) |
| U632H64DC35 | NVRAM (EEPROM Based) |
| U632H64DC45 | NVRAM (EEPROM Based) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| U632H64D1K35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64D1K45 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64DC25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64DC35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64DC45 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
發(fā)布緊急采購，3分鐘左右您將得到回復。