
Intel
TXN31115D2 Quad-Rate 850 nm Optical Transceiver - SFP MSA Compatible
26-Sep-2007
Document Number: 311473, Revision: 006US
Datasheet
3
TX N31115D2 Optical Transceiver
Contents
1.0
I ntroduction
.............................................................................................................. 7
2.0
Specifications
............................................................................................................ 8
2.1
Maximum Ratings and Recommended Operating Conditions ...................................... 8
2.2
Electrical Characteristics....................................................................................... 9
3.0
Electrical I nterface
.................................................................................................. 12
4.0
Termination
............................................................................................................. 14
4.1
Types of I/O Interfaces ...................................................................................... 14
4.2
CML Termination ............................................................................................... 14
5.0
SFP Timing Parameters
........................................................................................... 16
6.0
Digital Diagnostic Monitoring I nterface
................................................................... 17
6.1
Overview of Digital Diagnostic Monitoring Interface................................................ 17
6.2
General Memory Map Descriptions ....................................................................... 18
6.3
Alarm and Warning Fields for 2-Wire Interface Address A2h .................................... 19
6.4
A/D Fields for 2-Wire Interface Address A2h.......................................................... 21
7.0
Mechanical Specification
.......................................................................................... 22
8.0
Regulatory Compliance
............................................................................................ 23
8.1
Electromagnetic Compatibility Compliance ............................................................ 23
8.2
Safety Compliance............................................................................................. 24
8.3
Lead-Free Conformance ..................................................................................... 25
8.4
Compliance with Restriction of Hazardous Substances ............................................ 25
8.5
Management Methods on Control of Pollution from Electronic Information Products (a.k.a.
China RoHS) ..................................................................................................... 26
8.6
Product Certification Markings and Compliance Statements ..................................... 27
9.0
Ordering I nformation
.............................................................................................. 28
10.0 Acronyms
............................................................................................................... 29
Figures
1
2
3
4
Electrical Interface Pin Numbers and Names ................................................................ 12
Circuit Diagram for CML Termination on Receiver Output............................................... 14
Circuit Diagram for CML Termination on Transmitter Input............................................. 15
SFP Mechanical Specifications .................................................................................... 22