TWL1103
VOICE-BAND AUDIO PROCESSOR (VBAP
)
SLWS108A – JULY 2000 – JANUARY 2001
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
functional description
power on/reset
The power for the various digital and analog circuits is separated to improve the noise performance of the
device. An external reset must be applied to the active low RESET terminal to guarantee reset upon power on.
After the initial power-on sequence the TWL1103 can be functionally powered up and down by writing to the
power control register through the I2C interface. There is a hardwired selectable power-up terminal in default
mode option. The PWRUPSEL function allows the VBAP to power up in the default mode and allows use without
a microcontroller.
reference
A precision band gap reference voltage is generated internally and supplies all required voltage references to
operate the transmit and receive channels. The reference system also supplies bias voltage for use with an
electret microphone at terminal MBIAS. An external precision resistor is required for reference current setting
at terminal REXT.
control interface
The I2C interface is a two-wire bidirectional serial interface that controls the VBAP by writing data to the six
control registers:
D Power control
D Mode control
D Transmit PGA and sidetone control
D Receive PGA gain and volume control
D DTMF high tone
D DTMF low tone
There are two power-up modes which may be selected at the PWRUPSEL terminal:
D The PWRUPSEL state (VDD at terminal 20) causes the device to power up in the default mode when power
is applied. In the default mode, the I2C interface is not required, and the device may be used without an I2C
interface. The programmable functions are fixed in the default modes.
D The PWRUPSEL state (ground at terminal 20) causes the device to go to a power-down state when power
is applied. In this mode an I2C interface is required to power up the device.
phase-locked loop
The internal digital filters and modulators require a 10.24-MHz clock that is generated by phase locking to the
2.048-MHz master clock input.
PCM interface
The PCM interface transmits and receives data at the PCMO and PCMI terminals respectively. The data is
transmitted or received at the PCMCLK speed once every PCMSYN cycle. The PCMCLK can be tied directly
to the 2.048-MHz master clock (MCLK). The PCMSYN can be driven by an external source or derived from the
master clock and used as an interrupt to the host controller.
microphone amplifiers
The microphone input is a switchable interface for two differential microphone inputs. The first stage is a low-
noise differential amplifier that provides a gain of 23.5 dB. The second stage amplifier has a selectable gain of
0 dB or 12 dB.