- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98306 > TVP5154AIPNP (TEXAS INSTRUMENTS INC) COLOR SIGNAL DECODER, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | TVP5154AIPNP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | COLOR SIGNAL DECODER, PQFP128 |
| 封裝： | PLASTIC, HTQFP-128 |
| 文件頁數(shù)： | 11/92頁 |
| 文件大?。?/td> | 1089K |
| 代理商： | TVP5154AIPNP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
www.ti.com
SLES214C – DECEMBER 2007 – REVISED SEPTEMBER 2010
4
I
2C Host Interface
The I2C standard consists of two signals, serial input/output data line (SDA) and input/output clock line
(SCL), which carry information between the devices connected to the bus. The input pins I2CA0 and
I2CA1 are used to select the slave address to which the device responds. Although the I2C system can be
multimastered, the TVP5154A decoder functions as a slave device only.
Both SDA and SCL must be connected to IOVDD via pullup resistors. When the bus is free, both lines are
high. The slave address select terminals (I2CA0 and I2CA1) enable the use of four TVP5154A decoders
on the same I2C bus. At the trailing edge of reset, the status of the I2CA0 and I2CA1 lines are sampled to
interface. Table 4-2 shows the device address selection options.
Table 4-1. I2C Terminal Description
SIGNAL
TYPE
DESCRIPTION
I2CA0
I
Slave address selection
I2CA1
I
Slave address selection
SCL
I/O (open drain)
Input/output clock line
SDA
I/O (open drain)
Input/output data line
Table 4-2. I2C Host Interface Device Addresses
A6
A5
A4
A3
A2
A1 (I2CA1)
A0 (I2CA0)
R/W
HEX
1
0
1
0
1/0
B9/B8
1
0
1
0
1
1/0
BB/BA
1
0
1
0
1/0
BD/BC
1
0
1
1/0
BF/BE
Data transfer rate on the bus is up to 400 kbit/s. The number of interfaces connected to the bus is
dependent on the bus capacitance limit of 400 pF. The data on the SDA line must be stable during the
high period of the SCL, except for start and stop conditions. The high or low state of the data line can only
change with the clock signal on the SCL line being low. A high-to-low transition on the SDA line while the
SCL is high indicates an I2C start condition. A low-to-high transition on the SDA line while the SCL is high
indicates an I2C stop condition.
Every byte placed on the SDA must be eight bits long. The number of bytes that can be transferred is
unrestricted. Each byte must be followed by an acknowledge bit. The acknowledge-related clock pulse is
generated by the I2C master.
To simplify programming of each of the four decoder channels, a single I2C write transaction can be
transmitted to any one or more of the four cores in parallel. This reduces the time required to download
firmware or to configure the device when all channels are to be configured in the same manner. It also
enables the addresses for all registers to be common across all decoders.
I2C sub-address 0xFE contains four bits, with each bit corresponding to one of the decoder cores. If this
bit is set, I2C write transactions are sent to the corresponding decoder core. If the bit is 0, the
corresponding decoder does not receive the I2C write transactions.
I2C sub-address 0xFF contains four bits, with each bit corresponding to one of the decoder cores. If this
bit is set, I2C read transactions are sent to the corresponding decoder core. Note, only one of the bits in
this register should be set at a given time, ensuring that only one decoder core is accessed at a time for
read operations. If more than one bit is set, the lowest set bit number corresponds to the core that
responds to the read transaction.
Note that, when register 0xFE is written to with any value, register 0xFF is set to 0x00. Likewise, when
register 0xFF is written to with any value, register 0xFE is set to 0x00.
Copyright 2007–2010, Texas Instruments Incorporated
19
I2C Host Interface
Product Folder Link(s): TVP5154A
相關PDF資料 |
PDF描述 |
|---|---|
| TVP5154APNPR | COLOR SIGNAL DECODER, PQFP128 |
| TVP5154APNP | COLOR SIGNAL DECODER, PQFP128 |
| TVP5154PNPG4 | COLOR SIGNAL DECODER, PQFP128 |
| TVP5154PNPRG4 | COLOR SIGNAL DECODER, PQFP128 |
| TVP5154PNPR | COLOR SIGNAL DECODER, PQFP128 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TVP5154AIPNPR | 功能描述:視頻 IC 4Ch Lo Pwr PAL/NTSC/ SECAM Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TVP5154APNP | 功能描述:視頻 IC 4Ch Lo Pwr PAL/NTSC SECAM Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TVP5154APNPR | 功能描述:視頻 IC 4Ch Lo Pwr PAL/NTSC SECAM Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TVP5154EVM | 功能描述:視頻 IC 開發(fā)工具 TVP5154 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Boards 類型:YPbPr to RGBHV Converters 工具用于評估:LMH1251 工作電源電壓:5 V |
| TVP5154PNP | 功能描述:視頻 IC 4Ch Lo Pwr PAL/NTSC/ SECAM Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。