SLES140F – JULY 2005 – REVISED DECEMBER 2010
www.ti.com
List of Figures
1-1
Functional Block Diagram
.......................................................................................................
131-2
Terminal Assignments Diagram
................................................................................................
132-1
Analog Processors and A/D Converters
......................................................................................
162-2
Digital Video Processing Block Diagram
......................................................................................
182-3
Composite and S-Video Processing Block Diagram
.........................................................................
192-8
Luminance Edge-Enhancer Peaking Block Diagram
........................................................................
222-9
Peaking Filter Response, NTSC/PAL ITU-R BT.601 Sampling
............................................................
222-10
Reference Clock Configurations
................................................................................................
232-11
RTC Timing
.......................................................................................................................
242-12
Vertical Synchronization Signals for 525-Line System
......................................................................
272-13
Vertical Synchronization Signals for 625-Line System
......................................................................
282-14
Horizontal Synchronization Signals for 10-Bit 4:2:2 Mode
..................................................................
292-15
Horizontal Synchronization Signals for 20-Bit 4:2:2 Mode
..................................................................
302-16
VSYNC Position With Respect to HSYNC
....................................................................................
302-17
VBUS Access
.....................................................................................................................
332-18
Reset Timing
......................................................................................................................
352-19
Teletext Filter Function
..........................................................................................................
753-1
Clocks, Video Data, and Sync Timing
.........................................................................................
963-2
I
2C Host Port Timing
.............................................................................................................
965-1
Example Application Circuit
...................................................................................................
1014
List of Figures
Copyright 2005–2010, Texas Instruments Incorporated