參數(shù)資料
型號(hào)： TSPC603PVG6LE
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255
封裝： 21 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255
文件頁(yè)數(shù)： 13/38頁(yè)
文件大小： 599K
代理商： TSPC603PVG6LE
TSPC603P
20/38
Figure 9 : Mode select input timing diagram
4.3.3. Output AC specifications
Table 12 provides the output AC timing specifications for the 603p (shown in Figure 10).
Table 12 : Output AC timing specifications
Vdd = AVdd = 2.5 V
± 5 % ; OVdd = 3.3 ± 5 % V dc, GND = 0 V dc, CL = 50 pF, –55°C ≤ Tc ≤ 125°C
Num
Characteristic
166 MHz
200 MHz
Unit
Note
Min
Max
Min
Max
12
SYSCLK to output driven (output enable time)
1.0
–
1.0
–
ns
13a
SYSCLK to output valid (5.5 V to 0.8 V – TS, ABB, ARTRY, DBB)
–
9.0
–
9.0
ns
4
13b
SYSCLK to output valid (TS, ABB, ARTRY, DBB)
–
8.0
–
8.0
ns
6
14a
SYSCLK to output valid (5.5 V to 0.8 V – all except TS, ABB,
ARTRY, DBB)
–
11.0
–
11.0
ns
4
14b
SYSCLK to output valid (all except TS, ABB, ARTRY, DBB)
–
9.0
–
9.0
ns
6
15
SYSCLK to output invalid (output hold)
0.5
–
0.5
–
ns
3
16
SYSCLK to output high impedance (all except ARTRY, ABB,
DBB)
–
8.5
–
9.5
ns
17
SYSCLK to ABB, DBB, high impedance after precharge
–
1.0
–
1.0
tsys
5, 7
18
SYSCLK to ARTRY high impedance before precharge
–
8.0
–
8.0
ns
19
SYSCLK to ARTRY precharge enable
0.2 *
tsys
+ 1.0
–
0.2 *
tsys
+ 1.0
–
ns
3, 5, 8
20
Maximum dalay to ARTRY precharge
–
1.0
–
1.0
tsys
5, 8
21
SYSCLK to ARTRY high impedance after precharge
–
2.0
–
2.0
tsys
5, 8
Notes:
1.
All output specifications are measured from the 1.4 V of the rising edge of SYSCLK to the TTL level (0.8 V or 2.0 V) of the signal in question.
Both input and output timings are measured at the pin. See Figure 10.
2. All maximum timing specifications assume CL = 50 pF.
3. This minimum parameter assumes CL = 0 pF.
4. SYSCLK to output valid (5.5 V to 0.8 V) includes the extra delay associated with discharging the external voltage from 5.5 V to 0.8 V instead
of from Vdd to 0.8 V (5 V CMOS levels instead of 3.3 V CMOS levels).
5. tsys is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
6. Output signal transitions from GND to 2.0 V or Vdd to 0.8 V.
7. Nominal precharge width for ABB and DBB is 0.5 tsysclk.
8. Nominal precharge width for ARTRY is 1.0 tsysclk.
相關(guān)PDF資料
PDF描述
TSPDF11FGSRA0 PUSHBUTTON SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, SURFACE MOUNT-RIGHT ANGLE
TSS21NGRA SLIDE SWITCH, DPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
TSS901ESASL3 3 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, QFP196
TSSH-106-01-L-D 12 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
TSSH-108-01-T-DV 16 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC603R 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RCAB/Q8L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RCAB/Q8LC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMAB/Q8L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMAB/Q8LC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*