- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383966 > TS87C51RB2-VIE (International Rectifier) High Performance 8-bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | TS87C51RB2-VIE |
| 廠商： | International Rectifier |
| 英文描述： | High Performance 8-bit Microcontroller |
| 中文描述： | 高性能8位微控制器 |
| 文件頁數(shù)： | 38/85頁 |
| 文件大?。?/td> | 762K |
| 代理商： | TS87C51RB2-VIE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
38
4188E–8051–08/06
AT/TS8xC51Rx2
Reset Value = 0000 0000b
Bit addressable
Table 6-15.
PCON Register
PCON - Power Control Register (87h)
Bit Number
Bit
Mnemonic
Description
7
FE
Framing Error bit (SMOD0=1
)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit
SM0
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit
6
SM1
Serial port Mode bit 1
SM0 SM1ModeDescriptionBaud Rate
0
0
0Shift RegisterF
XTAL
/12 (/6 in X2 mode)
0
1
18-bit UARTVariable
1
0
29-bit UARTF
/64 or F
XTAL
/32 (/32, /16 in X2 mode)
1
1
39-bit UARTVariable
5
SM2
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and eventually
mode 1. This bit should be cleared in mode 0.
4
REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3
TB8
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2
RB8
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.
1
TI
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop
bit in the other modes.
0
RI
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 6-11. and Figure 6-
12. in the other modes.
7
6
5
4
3
2
1
0
SMOD1
SMOD0
-
POF
GF1
GF0
PD
IDL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS87C51RC2-LCE | High Performance 8-bit Microcontroller |
| TS87C51RC2-LIB | High Performance 8-bit Microcontroller |
| TS87C51RC2-LIE | High Performance 8-bit Microcontroller |
| TS87C51RC2-MCB | High Performance 8-bit Microcontroller |
| TS87C51RC2-MCE | High Performance 8-bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS87C51RB2-VIEB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS87C51RB2-VIED | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS87C51RB2-VIER | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS87C51RC-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS87C51RC2 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance 8-bit Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。